GitHub - SylvanHuang/Cache_Simulator: This is a Cache simulator that simulates a cache read for L1, L2, and/or L3. At the startup, if the user inputs the incorrect amount of arguments or just –h as the first argument, it will tell the user how to use the program. Once the user specifies the sizes, replacement policy, and trace file, it will run the program. This works for simulating only L1, only L1 and L2, and all three caches. Once it calculates the hits and misses for specified caches, it will print them out and then free every memory that was allocated. Run time should not take more than 10 seconds even when doing all Fully associative caches and reading 1 MB of traces.

SylvanHuang / Cache_Simulator Public

forked from bromodachi/Cache_Simulator

Notifications You must be signed in to change notification settings
Fork 0
Star 0

This is a Cache simulator that simulates a cache read for L1, L2, and/or L3. At the startup, if the user inputs the incorrect amount of arguments or just –h as the first argument, it will tell the user how to use the program. Once the user specifies the sizes, replacement policy, and trace file, it will run the program. This works for simulatin…

0 stars 1 fork Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 6 Commits
docs		docs
simulator		simulator
gccTraceFile.txt		gccTraceFile.txt
lslongtrace.txt		lslongtrace.txt
lstracefile.txt		lstracefile.txt