#UART Design and simulate universal asynchronous receiver / transmitter circuit (UART) in Xilinx ISE. Implement the simulated design on ATLYS board.
-
Notifications
You must be signed in to change notification settings - Fork 0
db-coder/UART
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Designed a UART in VHDL to receive/send data to microprocessor through data bus using Tera Term from/to a laptop
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published