Simplistic logic gate simulator
License
thepowersgang/logiccircuit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
Introduction ------------ This is a basic (and not physically accurate) simulator for logic gates, written when I was bored during a lecture. Features: - Unit testing support, with timeouts and completion conditions. - printf like state display - Link usage sanity checks (nodes that are not read/set are noted at runtime) - Simluation breakpoints - Preprocessing using the `yasm` preprocessor (requires yasm to be installed) - Saving/loading of a compiled mesh from disk - File-backed "ROM" elements TODO: - stdio/socket based circuit input and output - UART element? CPU-32 ------ A "side" project that's become the primary use for this code - a CISC CPU design created for learning purposes.
About
Simplistic logic gate simulator
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published