forked from jeras/fpga-hdl
-
Notifications
You must be signed in to change notification settings - Fork 0
A set of small Verilog projects, to simulate and implement on FPGA development boards
Gateway91/fpga-hdl
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
A set of small Verilog projects, to simulate and implement on FPGA development boards
Stars
Watchers
Forks
Packages 0
No packages published
Languages
- Verilog 68.8%
- C 22.6%
- Tcl 5.1%
- C++ 2.6%
- Shell 0.9%