.clock_elmer0 = 44, .mdio_mdien = 0, .mdio_mdiinv = 0, .mdio_mdc = 0, .mdio_phybaseaddr = 4, .gmac = &t1_vsc7326_ops, .gphy = &t1_mv88e1xxx_ops, .mdio_ops = &mi1_mdio_ops, .desc = "Chelsio N204 4x100/1000BaseT NIC", }, #endif }; struct pci_device_id t1_pci_tbl[] = { CH_DEVICE(8, 0, CH_BRD_T110_1CU), CH_DEVICE(8, 1, CH_BRD_T110_1CU), CH_DEVICE(7, 0, CH_BRD_N110_1F), CH_DEVICE(10, 1, CH_BRD_N210_1F), CH_DEVICE(11, 1, CH_BRD_T210_1F), CH_DEVICE(14, 1, CH_BRD_T210_1CU), CH_DEVICE(16, 1, CH_BRD_N204_4CU), { 0 } }; MODULE_DEVICE_TABLE(pci, t1_pci_tbl); /* * Return the board_info structure with a given index. Out-of-range indices * return NULL. */
&t1_mv88x201x_ops, &mi1_mdio_ext_ops, "Chelsio N110 1x10GBaseX NIC" }, { CHBT_BOARD_N210, 1/*ports#*/, SUPPORTED_10000baseT_Full | SUPPORTED_FIBRE /*caps*/, CHBT_TERM_T2, CHBT_MAC_PM3393, CHBT_PHY_88X2010, 125000000/*clk-core*/, 0/*clk-mc3*/, 0/*clk-mc4*/, 1/*espi-ports*/, 0/*clk-cspi*/, 44/*clk-elmer0*/, 0/*mdien*/, 0/*mdiinv*/, 1/*mdc*/, 0/*phybaseaddr*/, &t1_pm3393_ops, &t1_mv88x201x_ops, &mi1_mdio_ext_ops, "Chelsio N210 1x10GBaseX NIC" }, }; struct pci_device_id t1_pci_tbl[] = { CH_DEVICE(7, 0, CH_BRD_N110_1F), CH_DEVICE(10, 1, CH_BRD_N210_1F), { 0, } }; MODULE_DEVICE_TABLE(pci, t1_pci_tbl); /* * Return the board_info structure with a given index. Out-of-range indices * return NULL. */ const struct board_info *t1_get_board_info(unsigned int board_id) { return board_id < ARRAY_SIZE(t1_board) ? &t1_board[board_id] : NULL; }