DEF_FIXED(".rpcsrc", CLK_RPCSRC, CLK_PLL1, 2, 1), /* Core Clock Outputs */ DEF_BASE("z2", R8A77970_CLK_Z2, CLK_TYPE_GEN3_Z2, CLK_PLL1_DIV4), DEF_FIXED("ztr", R8A77970_CLK_ZTR, CLK_PLL1_DIV2, 6, 1), DEF_FIXED("ztrd2", R8A77970_CLK_ZTRD2, CLK_PLL1_DIV2, 12, 1), DEF_FIXED("zt", R8A77970_CLK_ZT, CLK_PLL1_DIV2, 4, 1), DEF_FIXED("zx", R8A77970_CLK_ZX, CLK_PLL1_DIV2, 3, 1), DEF_FIXED("s1d1", R8A77970_CLK_S1D1, CLK_S1, 1, 1), DEF_FIXED("s1d2", R8A77970_CLK_S1D2, CLK_S1, 2, 1), DEF_FIXED("s1d4", R8A77970_CLK_S1D4, CLK_S1, 4, 1), DEF_FIXED("s2d1", R8A77970_CLK_S2D1, CLK_S2, 1, 1), DEF_FIXED("s2d2", R8A77970_CLK_S2D2, CLK_S2, 2, 1), DEF_FIXED("s2d4", R8A77970_CLK_S2D4, CLK_S2, 4, 1), DEF_GEN3_SD("sd0", R8A77970_CLK_SD0, CLK_PLL1_DIV4, 0x0074), DEF_GEN3_RPC("rpc", R8A77970_CLK_RPC, CLK_RPCSRC, 0x238), DEF_FIXED("cl", R8A77970_CLK_CL, CLK_PLL1_DIV2, 48, 1), DEF_FIXED("cp", R8A77970_CLK_CP, CLK_EXTAL, 2, 1), /* NOTE: HDMI, CSI, CAN etc. clock are missing */ DEF_BASE("r", R8A77970_CLK_R, CLK_TYPE_GEN3_R, CLK_RINT), }; static const struct mssr_mod_clk r8a77970_mod_clks[] = { DEF_MOD("ivcp1e", 127, R8A77970_CLK_S2D1), DEF_MOD("scif4", 203, R8A77970_CLK_S2D4), /* @@ H3=S3D4 */ DEF_MOD("scif3", 204, R8A77970_CLK_S2D4), /* @@ H3=S3D4 */
DEF_FIXED("s0d3", R8A77980_CLK_S0D3, CLK_S0, 3, 1), DEF_FIXED("s0d4", R8A77980_CLK_S0D4, CLK_S0, 4, 1), DEF_FIXED("s0d6", R8A77980_CLK_S0D6, CLK_S0, 6, 1), DEF_FIXED("s0d12", R8A77980_CLK_S0D12, CLK_S0, 12, 1), DEF_FIXED("s0d24", R8A77980_CLK_S0D24, CLK_S0, 24, 1), DEF_FIXED("s1d1", R8A77980_CLK_S1D1, CLK_S1, 1, 1), DEF_FIXED("s1d2", R8A77980_CLK_S1D2, CLK_S1, 2, 1), DEF_FIXED("s1d4", R8A77980_CLK_S1D4, CLK_S1, 4, 1), DEF_FIXED("s2d1", R8A77980_CLK_S2D1, CLK_S2, 1, 1), DEF_FIXED("s2d2", R8A77980_CLK_S2D2, CLK_S2, 2, 1), DEF_FIXED("s2d4", R8A77980_CLK_S2D4, CLK_S2, 4, 1), DEF_FIXED("s3d1", R8A77980_CLK_S3D1, CLK_S3, 1, 1), DEF_FIXED("s3d2", R8A77980_CLK_S3D2, CLK_S3, 2, 1), DEF_FIXED("s3d4", R8A77980_CLK_S3D4, CLK_S3, 4, 1), DEF_GEN3_SD("sd0", R8A77980_CLK_SD0, CLK_SDSRC, 0x0074), DEF_FIXED("cl", R8A77980_CLK_CL, CLK_PLL1_DIV2, 48, 1), DEF_FIXED("cp", R8A77980_CLK_CP, CLK_EXTAL, 2, 1), DEF_FIXED("cpex", R8A77980_CLK_CPEX, CLK_EXTAL, 2, 1), DEF_DIV6P1("canfd", R8A77980_CLK_CANFD, CLK_PLL1_DIV4, 0x244), DEF_DIV6P1("csi0", R8A77980_CLK_CSI0, CLK_PLL1_DIV4, 0x00c), DEF_DIV6P1("mso", R8A77980_CLK_MSO, CLK_PLL1_DIV4, 0x014), DEF_GEN3_OSC("osc", R8A77980_CLK_OSC, CLK_EXTAL, 8), DEF_GEN3_MDSEL("r", R8A77980_CLK_R, 29, CLK_EXTALR, 1, CLK_OCO, 1), }; static const struct mssr_mod_clk r8a77980_mod_clks[] __initconst = { DEF_MOD("tmu4", 121, R8A77980_CLK_S0D6),
DEF_FIXED("s0d3", R8A7796_CLK_S0D3, CLK_S0, 3, 1), DEF_FIXED("s0d4", R8A7796_CLK_S0D4, CLK_S0, 4, 1), DEF_FIXED("s0d6", R8A7796_CLK_S0D6, CLK_S0, 6, 1), DEF_FIXED("s0d8", R8A7796_CLK_S0D8, CLK_S0, 8, 1), DEF_FIXED("s0d12", R8A7796_CLK_S0D12, CLK_S0, 12, 1), DEF_FIXED("s1d1", R8A7796_CLK_S1D1, CLK_S1, 1, 1), DEF_FIXED("s1d2", R8A7796_CLK_S1D2, CLK_S1, 2, 1), DEF_FIXED("s1d4", R8A7796_CLK_S1D4, CLK_S1, 4, 1), DEF_FIXED("s2d1", R8A7796_CLK_S2D1, CLK_S2, 1, 1), DEF_FIXED("s2d2", R8A7796_CLK_S2D2, CLK_S2, 2, 1), DEF_FIXED("s2d4", R8A7796_CLK_S2D4, CLK_S2, 4, 1), DEF_FIXED("s3d1", R8A7796_CLK_S3D1, CLK_S3, 1, 1), DEF_FIXED("s3d2", R8A7796_CLK_S3D2, CLK_S3, 2, 1), DEF_FIXED("s3d4", R8A7796_CLK_S3D4, CLK_S3, 4, 1), DEF_GEN3_SD("sd0", R8A7796_CLK_SD0, CLK_SDSRC, 0x0074), DEF_GEN3_SD("sd1", R8A7796_CLK_SD1, CLK_SDSRC, 0x0078), DEF_GEN3_SD("sd2", R8A7796_CLK_SD2, CLK_SDSRC, 0x0268), DEF_GEN3_SD("sd3", R8A7796_CLK_SD3, CLK_SDSRC, 0x026c), DEF_FIXED("cl", R8A7796_CLK_CL, CLK_PLL1_DIV2, 48, 1), DEF_FIXED("cp", R8A7796_CLK_CP, CLK_EXTAL, 2, 1), DEF_DIV6P1("csi0", R8A7796_CLK_CSI0, CLK_PLL1_DIV4, 0x00c), DEF_DIV6_RO("osc", R8A7796_CLK_OSC, CLK_EXTAL, CPG_RCKCR, 8), DEF_DIV6_RO("r_int", CLK_RINT, CLK_EXTAL, CPG_RCKCR, 32), DEF_BASE("r", R8A7796_CLK_R, CLK_TYPE_GEN3_R, CLK_RINT), };
DEF_FIXED("s3d2", R8A77995_CLK_S3D2, CLK_S3, 2, 1), DEF_FIXED("s3d4", R8A77995_CLK_S3D4, CLK_S3, 4, 1), DEF_FIXED("cl", R8A77995_CLK_CL, CLK_PLL1, 48, 1), DEF_FIXED("cp", R8A77995_CLK_CP, CLK_EXTAL, 2, 1), DEF_FIXED("osc", R8A77995_CLK_OSC, CLK_EXTAL, 384, 1), DEF_FIXED("r", R8A77995_CLK_R, CLK_EXTAL, 1536, 1), DEF_GEN3_RPC("rpc", R8A77995_CLK_RPC, CLK_RPCSRC, 0x238), DEF_GEN3_PE("s1d4c", R8A77995_CLK_S1D4C, CLK_S1, 4, CLK_PE, 2), DEF_GEN3_PE("s3d1c", R8A77995_CLK_S3D1C, CLK_S3, 1, CLK_PE, 1), DEF_GEN3_PE("s3d2c", R8A77995_CLK_S3D2C, CLK_S3, 2, CLK_PE, 2), DEF_GEN3_PE("s3d4c", R8A77995_CLK_S3D4C, CLK_S3, 4, CLK_PE, 4), DEF_GEN3_SD("sd0", R8A77995_CLK_SD0, CLK_SDSRC, 0x268), }; static const struct mssr_mod_clk r8a77995_mod_clks[] = { DEF_MOD("scif5", 202, R8A77995_CLK_S3D4C), DEF_MOD("scif4", 203, R8A77995_CLK_S3D4C), DEF_MOD("scif3", 204, R8A77995_CLK_S3D4C), DEF_MOD("scif1", 206, R8A77995_CLK_S3D4C), DEF_MOD("scif0", 207, R8A77995_CLK_S3D4C), DEF_MOD("msiof3", 208, R8A77995_CLK_MSO), DEF_MOD("msiof2", 209, R8A77995_CLK_MSO), DEF_MOD("msiof1", 210, R8A77995_CLK_MSO), DEF_MOD("msiof0", 211, R8A77995_CLK_MSO), DEF_MOD("sys-dmac2", 217, R8A77995_CLK_S3D1), DEF_MOD("sys-dmac1", 218, R8A77995_CLK_S3D1), DEF_MOD("sys-dmac0", 219, R8A77995_CLK_S3D1),