void __recalibrate_iodelay(struct pad_conf_entry const *pad, int npads, struct iodelay_cfg_entry const *iodelay, int niodelays) { int ret = 0; /* IO recalibration should be done only from SRAM */ if (OMAP_INIT_CONTEXT_SPL != omap_hw_init_context()) { puts("IODELAY recalibration called from invalid context - use only from SPL in SRAM\n"); return; } ret = __recalibrate_iodelay_start(); if (ret) goto err; /* Configure Mux settings */ do_set_mux32((*ctrl)->control_padconf_core_base, pad, npads); /* Configure Manual IO timing modes */ ret = do_set_iodelay((*ctrl)->iodelay_config_base, iodelay, niodelays); if (ret) goto err; err: __recalibrate_iodelay_end(ret); }
int __recalibrate_iodelay_start(void) { int ret = 0; /* IO recalibration should be done only from SRAM */ if (OMAP_INIT_CONTEXT_SPL != omap_hw_init_context()) { puts("IODELAY recalibration called from invalid context - use only from SPL in SRAM\n"); return -1; } /* unlock IODELAY CONFIG registers */ writel(CFG_IODELAY_UNLOCK_KEY, (*ctrl)->iodelay_config_base + CFG_REG_8_OFFSET); ret = calibrate_iodelay((*ctrl)->iodelay_config_base); if (ret) goto err; ret = isolate_io(ISOLATE_IO); if (ret) goto err; ret = update_delay_mechanism((*ctrl)->iodelay_config_base); err: return ret; }
void prcm_init(void) { switch (omap_hw_init_context()) { case OMAP_INIT_CONTEXT_SPL: case OMAP_INIT_CONTEXT_UBOOT_FROM_NOR: case OMAP_INIT_CONTEXT_UBOOT_AFTER_CH: scale_vcores(*omap_vcores); setup_dplls(); setup_warmreset_time(); break; default: break; } if (OMAP_INIT_CONTEXT_SPL != omap_hw_init_context()) enable_basic_uboot_clocks(); }
/* VTT regulator enable */ static inline void vtt_regulator_enable(void) { if (omap_hw_init_context() == OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL) return; gpio_request(GPIO_DDR_VTT_EN, "ddr_vtt_en"); gpio_direction_output(GPIO_DDR_VTT_EN, 1); }
/** * setup_early_clocks() - Setup early clocks needed for SoC * * Setup clocks for console, SPL basic initialization clocks and initialize * the timer. This is invoked prior prcm_init. */ void setup_early_clocks(void) { switch (omap_hw_init_context()) { case OMAP_INIT_CONTEXT_SPL: case OMAP_INIT_CONTEXT_UBOOT_FROM_NOR: case OMAP_INIT_CONTEXT_UBOOT_AFTER_CH: setup_clocks_for_console(); enable_basic_clocks(); timer_init(); /* Fall through */ } }
void prcm_init(void) { switch (omap_hw_init_context()) { case OMAP_INIT_CONTEXT_SPL: case OMAP_INIT_CONTEXT_UBOOT_FROM_NOR: case OMAP_INIT_CONTEXT_UBOOT_AFTER_CH: enable_basic_clocks(); scale_vcores(*omap_vcores); setup_dplls(); #ifdef CONFIG_SYS_CLOCKS_ENABLE_ALL setup_non_essential_dplls(); enable_non_essential_clocks(); #endif break; default: break; } if (OMAP_INIT_CONTEXT_SPL != omap_hw_init_context()) enable_basic_uboot_clocks(); }
void save_omap_boot_params(void) { u32 rom_params = *((u32 *)OMAP_SRAM_SCRATCH_BOOT_PARAMS); u8 boot_device; u32 dev_desc, dev_data; if ((rom_params < NON_SECURE_SRAM_START) || (rom_params > NON_SECURE_SRAM_END)) return; /* * rom_params can be type casted to omap_boot_parameters and * used. But it not correct to assume that romcode structure * encoding would be same as u-boot. So use the defined offsets. */ gd->arch.omap_boot_params.omap_bootdevice = boot_device = *((u8 *)(rom_params + BOOT_DEVICE_OFFSET)); gd->arch.omap_boot_params.ch_flags = *((u8 *)(rom_params + CH_FLAGS_OFFSET)); if ((boot_device >= MMC_BOOT_DEVICES_START) && (boot_device <= MMC_BOOT_DEVICES_END)) { #if !defined(CONFIG_AM33XX) && !defined(CONFIG_TI81XX) && \ !defined(CONFIG_AM43XX) if ((omap_hw_init_context() == OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL)) { gd->arch.omap_boot_params.omap_bootmode = *((u8 *)(rom_params + BOOT_MODE_OFFSET)); } else #endif { dev_desc = *((u32 *)(rom_params + DEV_DESC_PTR_OFFSET)); dev_data = *((u32 *)(dev_desc + DEV_DATA_PTR_OFFSET)); gd->arch.omap_boot_params.omap_bootmode = *((u32 *)(dev_data + BOOT_MODE_OFFSET)); } } #ifdef CONFIG_DRA7XX /* * We get different values for QSPI_1 and QSPI_4 being used, but * don't actually care about this difference. Rather than * mangle the later code, if we're coming in as QSPI_4 just * change to the QSPI_1 value. */ if (gd->arch.omap_boot_params.omap_bootdevice == 11) gd->arch.omap_boot_params.omap_bootdevice = BOOT_DEVICE_SPI; #endif }
void __recalibrate_iodelay_end(int ret) { /* IO recalibration should be done only from SRAM */ if (OMAP_INIT_CONTEXT_SPL != omap_hw_init_context()) { puts("IODELAY recalibration called from invalid context - use only from SPL in SRAM\n"); return; } if (!ret) ret = isolate_io(DEISOLATE_IO); /* lock IODELAY CONFIG registers */ writel(CFG_IODELAY_LOCK_KEY, (*ctrl)->iodelay_config_base + CFG_REG_8_OFFSET); /* * UART cannot be used during IO recalibration sequence as IOs are in * isolation. So error handling and debug prints are done after * complete IO delay recalibration sequence */ switch (ret) { case ERR_CALIBRATE_IODELAY: puts("IODELAY: IO delay calibration sequence failed\n"); break; case ERR_ISOLATE_IO: puts("IODELAY: Isolation of Device IOs failed\n"); break; case ERR_UPDATE_DELAY: puts("IODELAY: Delay mechanism update with new calibrated values failed\n"); break; case ERR_DEISOLATE_IO: puts("IODELAY: De-isolation of Device IOs failed\n"); break; case ERR_CPDE: puts("IODELAY: CPDE calculation failed\n"); break; case ERR_FPDE: puts("IODELAY: FPDE calculation failed\n"); break; case -1: puts("IODELAY: Wrong Context call?\n"); break; default: debug("IODELAY: IO delay recalibration successfully completed\n"); } return; }
/* VTT regulator enable */ static inline void vtt_regulator_enable(void) { if (omap_hw_init_context() == OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL) return; /* Do not enable VTT for DRA722 */ if (omap_revision() == DRA722_ES1_0) return; /* * EVM Rev G and later use gpio7_11 for DDR3 termination. * This is safe enough to do on older revs. */ gpio_request(GPIO_DDR_VTT_EN, "ddr_vtt_en"); gpio_direction_output(GPIO_DDR_VTT_EN, 1); }
void save_omap_boot_params(void) { u32 rom_params = *((u32 *)OMAP_SRAM_SCRATCH_BOOT_PARAMS); u8 boot_device; u32 dev_desc, dev_data; if ((rom_params < NON_SECURE_SRAM_START) || (rom_params > NON_SECURE_SRAM_END)) return; /* * rom_params can be type casted to omap_boot_parameters and * used. But it not correct to assume that romcode structure * encoding would be same as u-boot. So use the defined offsets. */ boot_device = *((u8 *)(rom_params + BOOT_DEVICE_OFFSET)); #if defined(BOOT_DEVICE_NAND_I2C) /* * Re-map NAND&I2C boot-device to the "normal" NAND boot-device. * Otherwise the SPL boot IF can't handle this device correctly. * Somehow booting with Hynix 4GBit NAND H27U4G8 on Siemens * Draco leads to this boot-device passed to SPL from the BootROM. */ if (boot_device == BOOT_DEVICE_NAND_I2C) boot_device = BOOT_DEVICE_NAND; #endif gd->arch.omap_boot_params.omap_bootdevice = boot_device; gd->arch.omap_boot_params.ch_flags = *((u8 *)(rom_params + CH_FLAGS_OFFSET)); if ((boot_device >= MMC_BOOT_DEVICES_START) && (boot_device <= MMC_BOOT_DEVICES_END)) { #if !defined(CONFIG_AM33XX) && !defined(CONFIG_TI81XX) && \ !defined(CONFIG_AM43XX) if ((omap_hw_init_context() == OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL)) { gd->arch.omap_boot_params.omap_bootmode = *((u8 *)(rom_params + BOOT_MODE_OFFSET)); } else #endif { dev_desc = *((u32 *)(rom_params + DEV_DESC_PTR_OFFSET)); dev_data = *((u32 *)(dev_desc + DEV_DATA_PTR_OFFSET)); gd->arch.omap_boot_params.omap_bootmode = *((u32 *)(dev_data + BOOT_MODE_OFFSET)); } } #if defined(CONFIG_DRA7XX) || defined(CONFIG_AM57XX) /* * We get different values for QSPI_1 and QSPI_4 being used, but * don't actually care about this difference. Rather than * mangle the later code, if we're coming in as QSPI_4 just * change to the QSPI_1 value. */ if (gd->arch.omap_boot_params.omap_bootdevice == 11) gd->arch.omap_boot_params.omap_bootdevice = BOOT_DEVICE_SPI; #endif }