/* Internal Core Clocks */ DEF_BASE(".main", CLK_MAIN, CLK_TYPE_GEN3_MAIN, CLK_EXTAL), DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN), DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), DEF_BASE(".pll3", CLK_PLL3, CLK_TYPE_GEN3_PLL3, CLK_MAIN), DEF_BASE(".pll4", CLK_PLL4, CLK_TYPE_GEN3_PLL4, CLK_MAIN), DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), DEF_FIXED(".pll1_div4", CLK_PLL1_DIV4, CLK_PLL1_DIV2, 2, 1), DEF_FIXED(".s0", CLK_S0, CLK_PLL1_DIV2, 2, 1), DEF_FIXED(".s1", CLK_S1, CLK_PLL1_DIV2, 3, 1), DEF_FIXED(".s2", CLK_S2, CLK_PLL1_DIV2, 4, 1), DEF_FIXED(".s3", CLK_S3, CLK_PLL1_DIV2, 6, 1), DEF_FIXED(".sdsrc", CLK_SDSRC, CLK_PLL1_DIV2, 2, 1), DEF_GEN3_OSC(".r", CLK_RINT, CLK_EXTAL, 32), /* Core Clock Outputs */ DEF_BASE("z", R8A77965_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0), DEF_FIXED("ztr", R8A77965_CLK_ZTR, CLK_PLL1_DIV2, 6, 1), DEF_FIXED("ztrd2", R8A77965_CLK_ZTRD2, CLK_PLL1_DIV2, 12, 1), DEF_FIXED("zt", R8A77965_CLK_ZT, CLK_PLL1_DIV2, 4, 1), DEF_FIXED("zx", R8A77965_CLK_ZX, CLK_PLL1_DIV2, 2, 1), DEF_FIXED("s0d1", R8A77965_CLK_S0D1, CLK_S0, 1, 1), DEF_FIXED("s0d2", R8A77965_CLK_S0D2, CLK_S0, 2, 1), DEF_FIXED("s0d3", R8A77965_CLK_S0D3, CLK_S0, 3, 1), DEF_FIXED("s0d4", R8A77965_CLK_S0D4, CLK_S0, 4, 1), DEF_FIXED("s0d6", R8A77965_CLK_S0D6, CLK_S0, 6, 1), DEF_FIXED("s0d8", R8A77965_CLK_S0D8, CLK_S0, 8, 1), DEF_FIXED("s0d12", R8A77965_CLK_S0D12, CLK_S0, 12, 1), DEF_FIXED("s1d1", R8A77965_CLK_S1D1, CLK_S1, 1, 1),
DEF_FIXED("s2d4", R8A77980_CLK_S2D4, CLK_S2, 4, 1), DEF_FIXED("s3d1", R8A77980_CLK_S3D1, CLK_S3, 1, 1), DEF_FIXED("s3d2", R8A77980_CLK_S3D2, CLK_S3, 2, 1), DEF_FIXED("s3d4", R8A77980_CLK_S3D4, CLK_S3, 4, 1), DEF_GEN3_SD("sd0", R8A77980_CLK_SD0, CLK_SDSRC, 0x0074), DEF_FIXED("cl", R8A77980_CLK_CL, CLK_PLL1_DIV2, 48, 1), DEF_FIXED("cp", R8A77980_CLK_CP, CLK_EXTAL, 2, 1), DEF_FIXED("cpex", R8A77980_CLK_CPEX, CLK_EXTAL, 2, 1), DEF_DIV6P1("canfd", R8A77980_CLK_CANFD, CLK_PLL1_DIV4, 0x244), DEF_DIV6P1("csi0", R8A77980_CLK_CSI0, CLK_PLL1_DIV4, 0x00c), DEF_DIV6P1("mso", R8A77980_CLK_MSO, CLK_PLL1_DIV4, 0x014), DEF_GEN3_OSC("osc", R8A77980_CLK_OSC, CLK_EXTAL, 8), DEF_GEN3_MDSEL("r", R8A77980_CLK_R, 29, CLK_EXTALR, 1, CLK_OCO, 1), }; static const struct mssr_mod_clk r8a77980_mod_clks[] __initconst = { DEF_MOD("tmu4", 121, R8A77980_CLK_S0D6), DEF_MOD("tmu3", 122, R8A77980_CLK_S0D6), DEF_MOD("tmu2", 123, R8A77980_CLK_S0D6), DEF_MOD("tmu1", 124, R8A77980_CLK_S0D6), DEF_MOD("tmu0", 125, R8A77980_CLK_CP), DEF_MOD("scif4", 203, R8A77980_CLK_S3D4), DEF_MOD("scif3", 204, R8A77980_CLK_S3D4), DEF_MOD("scif1", 206, R8A77980_CLK_S3D4), DEF_MOD("scif0", 207, R8A77980_CLK_S3D4), DEF_MOD("msiof3", 208, R8A77980_CLK_MSO), DEF_MOD("msiof2", 209, R8A77980_CLK_MSO),