.b = { .ctl_reg = (void *)CE3_HCLK_CTL_REG, .en_mask = BIT(4), .halt_reg = (void *)CLK_HALT_AFAB_SFAB_STATEB_REG, .halt_bit = 16, }, .parent = &ce3_src_clk.c, .c = { .dbg_name = "ce3_p_clk", .ops = &clk_ops_branch, }, }; static struct branch_clk gsbi1_p_clk = { .b = { .ctl_reg = (void *)GSBIn_HCLK_CTL_REG(1), .en_mask = BIT(4), .halt_reg = (void *)CLK_HALT_CFPB_STATEA_REG, .halt_bit = 11, }, .c = { .dbg_name = "gsbi1_p_clk", .ops = &clk_ops_branch, }, }; static struct branch_clk gsbi2_p_clk = { .b = { .ctl_reg = (void *)GSBIn_HCLK_CTL_REG(2), .en_mask = BIT(4), .halt_reg = (void *)CLK_HALT_CFPB_STATEA_REG,
/** * uart_set_gsbi_clk - enables HCLK for UART GSBI port */ static void uart_set_gsbi_clk(unsigned int gsbi_port) { setbits_le32(GSBIn_HCLK_CTL_REG(gsbi_port), BIT(4)); }