void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1, u_register_t arg2, u_register_t arg3) { arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); /* Initialize the platform config for future decision making */ fvp_config_setup(); /* * Initialize the correct interconnect for this cluster during cold * boot. No need for locks as no other CPU is active. */ fvp_interconnect_init(); /* * Enable coherency in interconnect for the primary CPU's cluster. * Earlier bootloader stages might already do this (e.g. Trusted * Firmware's BL1 does it) but we can't assume so. There is no harm in * executing this code twice anyway. * FVP PSCI code will enable coherency for other clusters. */ fvp_interconnect_enable(); /* On FVP RevC, intialize SMMUv3 */ if (arm_config.flags & ARM_CONFIG_FVP_HAS_SMMUV3) smmuv3_init(PLAT_FVP_SMMUV3_BASE); }
void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1, u_register_t arg2, u_register_t arg3) { sgi_plat_info.platform_id = plat_arm_sgi_get_platform_id(); sgi_plat_info.config_id = plat_arm_sgi_get_config_id(); arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); }
void bl31_early_platform_setup(bl31_params_t *from_bl2, void *plat_params_from_bl2) { arm_bl31_early_platform_setup(from_bl2, plat_params_from_bl2); /* * Initialize CCI for this cluster during cold boot. * No need for locks as no other CPU is active. */ arm_cci_init(); /* * Enable CCI coherency for the primary CPU's cluster. * Earlier bootloader stages might already do this (e.g. Trusted * Firmware's BL1 does it) but we can't assume so. There is no harm in * executing this code twice anyway. * Platform specific PSCI code will enable coherency for other * clusters. */ cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); }
void bl31_early_platform_setup(bl31_params_t *from_bl2, void *plat_params_from_bl2) { arm_bl31_early_platform_setup(from_bl2, plat_params_from_bl2); /* * Initialize Interconnect for this cluster during cold boot. * No need for locks as no other CPU is active. */ plat_arm_interconnect_init(); /* * Enable Interconnect coherency for the primary CPU's cluster. * Earlier bootloader stages might already do this (e.g. Trusted * Firmware's BL1 does it) but we can't assume so. There is no harm in * executing this code twice anyway. * Platform specific PSCI code will enable coherency for other * clusters. */ plat_arm_interconnect_enter_coherency(); }
void bl31_early_platform_setup(bl31_params_t *from_bl2, void *plat_params_from_bl2) #endif { arm_bl31_early_platform_setup(from_bl2, plat_params_from_bl2); /* Initialize the platform config for future decision making */ fvp_config_setup(); /* * Initialize the correct interconnect for this cluster during cold * boot. No need for locks as no other CPU is active. */ fvp_interconnect_init(); /* * Enable coherency in interconnect for the primary CPU's cluster. * Earlier bootloader stages might already do this (e.g. Trusted * Firmware's BL1 does it) but we can't assume so. There is no harm in * executing this code twice anyway. * FVP PSCI code will enable coherency for other clusters. */ fvp_interconnect_enable(); }