int __cvmx_helper_spi_enable(int interface) { /* * Normally the ethernet L2 CRC is checked and stripped in the * GMX block. When you are using SPI, this isn' the case and * IPD needs to check the L2 CRC. */ int num_ports = cvmx_helper_ports_on_interface(interface); int ipd_port; for (ipd_port = interface * 16; ipd_port < interface * 16 + num_ports; ipd_port++) { union cvmx_pip_prt_cfgx port_config; port_config.u64 = cvmx_read_csr(CVMX_PIP_PRT_CFGX(ipd_port)); port_config.s.crc_en = 1; cvmx_write_csr(CVMX_PIP_PRT_CFGX(ipd_port), port_config.u64); } if (cvmx_sysinfo_get()->board_type != CVMX_BOARD_TYPE_SIM) { cvmx_spi_start_interface(interface, CVMX_SPI_MODE_DUPLEX, CVMX_HELPER_SPI_TIMEOUT, num_ports); if (cvmx_spi4000_is_present(interface)) cvmx_spi4000_initialize(interface); } __cvmx_interrupt_spxx_int_msk_enable(interface); __cvmx_interrupt_stxx_int_msk_enable(interface); __cvmx_interrupt_gmxx_enable(interface); return 0; }
int __cvmx_helper_spi_enumerate(int interface) { #if defined(OCTEON_VENDOR_LANNER) if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_CUST_LANNER_MR955) { cvmx_pko_reg_crc_enable_t enable; enable.u64 = cvmx_read_csr(CVMX_PKO_REG_CRC_ENABLE); enable.s.enable &= 0xffff << (16 - (interface*16)); cvmx_write_csr(CVMX_PKO_REG_CRC_ENABLE, enable.u64); if (interface == 1) return 12; /* XXX This is not entirely true. */ return 0; } #endif #if defined(OCTEON_VENDOR_RADISYS) if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_CUST_RADISYS_RSYS4GBE) { if (interface == 0) return 13; if (interface == 1) return 8; return 0; } #endif if ((cvmx_sysinfo_get()->board_type != CVMX_BOARD_TYPE_SIM) && cvmx_spi4000_is_present(interface)) return 10; else return 16; }
/** * Modify the device tree to remove all unused interface types. */ int board_fixup_fdt(void) { const char *fdt_key; int is_spi4000 = 0; int is_spi = 0; union cvmx_gmxx_inf_mode gmx_mode; gmx_mode.u64 = cvmx_read_csr(CVMX_GMXX_INF_MODE(0)); if (!gmx_mode.cn58xx.en) { fdt_key ="0,none"; /* Disabled */ } else { if (gmx_mode.cn58xx.type) { fdt_key = "0,spi"; is_spi4000 = cvmx_spi4000_is_present(0); is_spi = 1; } else { fdt_key = "0,rgmii"; } } octeon_fdt_patch(working_fdt, fdt_key, NULL); if (is_spi) { if (is_spi4000) fdt_key = "9,spi4000"; else fdt_key = "9,not-spi4000"; octeon_fdt_patch(working_fdt, fdt_key, NULL); } }
/** * @INTERNAL * Bringup and enable a SPI interface. After this call packet I/O * should be fully functional. This is called with IPD enabled but * PKO disabled. * * @param interface Interface to bring up * * @return Zero on success, negative on failure */ int __cvmx_helper_spi_enable(int interface) { /* Normally the ethernet L2 CRC is checked and stripped in the GMX block. When you are using SPI, this isn' the case and IPD needs to check the L2 CRC */ int num_ports = cvmx_helper_ports_on_interface(interface); int ipd_port; for (ipd_port=interface*16; ipd_port<interface*16+num_ports; ipd_port++) { cvmx_pip_prt_cfgx_t port_config; port_config.u64 = cvmx_read_csr(CVMX_PIP_PRT_CFGX(ipd_port)); port_config.s.crc_en = 1; #ifdef OCTEON_VENDOR_RADISYS /* * Incoming packets on the RSYS4GBE have the FCS stripped. */ if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_CUST_RADISYS_RSYS4GBE) port_config.s.crc_en = 0; #endif cvmx_write_csr(CVMX_PIP_PRT_CFGX(ipd_port), port_config.u64); } if (cvmx_sysinfo_get()->board_type != CVMX_BOARD_TYPE_SIM) { cvmx_spi_start_interface(interface, CVMX_SPI_MODE_DUPLEX, CVMX_HELPER_SPI_TIMEOUT, num_ports); if (cvmx_spi4000_is_present(interface)) cvmx_spi4000_initialize(interface); } return 0; }
int __cvmx_helper_spi_enable(int interface) { /* */ int num_ports = cvmx_helper_ports_on_interface(interface); int ipd_port; for (ipd_port = interface * 16; ipd_port < interface * 16 + num_ports; ipd_port++) { union cvmx_pip_prt_cfgx port_config; port_config.u64 = cvmx_read_csr(CVMX_PIP_PRT_CFGX(ipd_port)); port_config.s.crc_en = 1; cvmx_write_csr(CVMX_PIP_PRT_CFGX(ipd_port), port_config.u64); } if (cvmx_sysinfo_get()->board_type != CVMX_BOARD_TYPE_SIM) { cvmx_spi_start_interface(interface, CVMX_SPI_MODE_DUPLEX, CVMX_HELPER_SPI_TIMEOUT, num_ports); if (cvmx_spi4000_is_present(interface)) cvmx_spi4000_initialize(interface); } __cvmx_interrupt_spxx_int_msk_enable(interface); __cvmx_interrupt_stxx_int_msk_enable(interface); __cvmx_interrupt_gmxx_enable(interface); return 0; }
int __cvmx_helper_spi_enumerate(int interface) { if ((cvmx_sysinfo_get()->board_type != CVMX_BOARD_TYPE_SIM) && cvmx_spi4000_is_present(interface)) { return 10; } else { return 16; } }
/** * Initialize the SPI4000 for use * * @param interface SPI interface the SPI4000 is connected to */ int cvmx_spi4000_initialize(int interface) { if (!cvmx_spi4000_is_present(interface)) return -1; __cvmx_spi4000_configure_mac(interface); __cvmx_spi4000_configure_phy(interface); return 0; }
/** * @INTERNAL * Return the link state of an IPD/PKO port as returned by * auto negotiation. The result of this function may not match * Octeon's link config if auto negotiation has changed since * the last call to cvmx_helper_link_set(). * * @param ipd_port IPD/PKO port to query * * @return Link state */ cvmx_helper_link_info_t __cvmx_helper_spi_link_get(int ipd_port) { cvmx_helper_link_info_t result; int interface = cvmx_helper_get_interface_num(ipd_port); int index = cvmx_helper_get_interface_index_num(ipd_port); result.u64 = 0; if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_SIM) { /* The simulator gives you a simulated full duplex link */ result.s.link_up = 1; result.s.full_duplex = 1; result.s.speed = 10000; } else if (cvmx_spi4000_is_present(interface)) { cvmx_gmxx_rxx_rx_inbnd_t inband = cvmx_spi4000_check_speed(interface, index); result.s.link_up = inband.s.status; result.s.full_duplex = inband.s.duplex; switch (inband.s.speed) { case 0: /* 10 Mbps */ result.s.speed = 10; break; case 1: /* 100 Mbps */ result.s.speed = 100; break; case 2: /* 1 Gbps */ result.s.speed = 1000; break; case 3: /* Illegal */ result.s.speed = 0; result.s.link_up = 0; break; } } else { /* For generic SPI we can't determine the link, just return some sane results */ result.s.link_up = 1; result.s.full_duplex = 1; result.s.speed = 10000; } return result; }
int __cvmx_helper_spi_probe(int interface) { int num_ports = 0; if ((cvmx_sysinfo_get()->board_type != CVMX_BOARD_TYPE_SIM) && cvmx_spi4000_is_present(interface)) { num_ports = 10; } else { union cvmx_pko_reg_crc_enable enable; num_ports = 16; enable.u64 = cvmx_read_csr(CVMX_PKO_REG_CRC_ENABLE); enable.s.enable |= 0xffff << (interface * 16); cvmx_write_csr(CVMX_PKO_REG_CRC_ENABLE, enable.u64); } __cvmx_helper_setup_gmx(interface, num_ports); return num_ports; }
cvmx_helper_link_info_t __cvmx_helper_spi_link_get(int ipd_port) { cvmx_helper_link_info_t result; int interface = cvmx_helper_get_interface_num(ipd_port); int index = cvmx_helper_get_interface_index_num(ipd_port); result.u64 = 0; if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_SIM) { /* */ result.s.link_up = 1; result.s.full_duplex = 1; result.s.speed = 10000; } else if (cvmx_spi4000_is_present(interface)) { union cvmx_gmxx_rxx_rx_inbnd inband = cvmx_spi4000_check_speed(interface, index); result.s.link_up = inband.s.status; result.s.full_duplex = inband.s.duplex; switch (inband.s.speed) { case 0: /* */ result.s.speed = 10; break; case 1: /* */ result.s.speed = 100; break; case 2: /* */ result.s.speed = 1000; break; case 3: /* */ result.s.speed = 0; result.s.link_up = 0; break; } } else { /* */ result.s.link_up = 1; result.s.full_duplex = 1; result.s.speed = 10000; } return result; }
/** * @INTERNAL * Probe a SPI interface and determine the number of ports * connected to it. The SPI interface should still be down after * this call. * * @param interface Interface to probe * * @return Number of ports on the interface. Zero to disable. */ int __cvmx_helper_spi_probe(int interface) { int num_ports = 0; if ((cvmx_sysinfo_get()->board_type != CVMX_BOARD_TYPE_SIM) && cvmx_spi4000_is_present(interface)) { num_ports = 10; } #if defined(OCTEON_VENDOR_LANNER) else if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_CUST_LANNER_MR955) { cvmx_pko_reg_crc_enable_t enable; if (interface == 1) { num_ports = 12; } else { /* XXX This is not entirely true. */ num_ports = 0; } enable.u64 = cvmx_read_csr(CVMX_PKO_REG_CRC_ENABLE); enable.s.enable &= 0xffff << (16 - (interface*16)); cvmx_write_csr(CVMX_PKO_REG_CRC_ENABLE, enable.u64); } #endif else { cvmx_pko_reg_crc_enable_t enable; num_ports = 16; /* Unlike the SPI4000, most SPI devices don't automatically put on the L2 CRC. For everything except for the SPI4000 have PKO append the L2 CRC to the packet */ enable.u64 = cvmx_read_csr(CVMX_PKO_REG_CRC_ENABLE); enable.s.enable |= 0xffff << (interface*16); cvmx_write_csr(CVMX_PKO_REG_CRC_ENABLE, enable.u64); } __cvmx_helper_setup_gmx(interface, num_ports); return num_ports; }
int __cvmx_helper_spi_probe(int interface) { int num_ports = 0; if ((cvmx_sysinfo_get()->board_type != CVMX_BOARD_TYPE_SIM) && cvmx_spi4000_is_present(interface)) { num_ports = 10; } else { union cvmx_pko_reg_crc_enable enable; num_ports = 16; /* * Unlike the SPI4000, most SPI devices don't * automatically put on the L2 CRC. For everything * except for the SPI4000 have PKO append the L2 CRC * to the packet. */ enable.u64 = cvmx_read_csr(CVMX_PKO_REG_CRC_ENABLE); enable.s.enable |= 0xffff << (interface * 16); cvmx_write_csr(CVMX_PKO_REG_CRC_ENABLE, enable.u64); } __cvmx_helper_setup_gmx(interface, num_ports); return num_ports; }