cdr_dev CDR descriptor cdr_unit CDR unit descriptor cdr_reg CDR register list */ DIB cdr_dib = { &cdr_chsel, NULL }; UNIT cdr_unit = { UDATA (&cdr_svc, UNIT_SEQ+UNIT_ATTABLE+UNIT_ROABLE+UNIT_TEXT, 0) }; REG cdr_reg[] = { { ORDATA (STATE, cdr_sta, 2) }, { DRDATA (BPTR, cdr_bptr, 5), PV_LEFT }, { BRDATA (BUF, cdr_bbuf, 8, 36, CD_BINLNT) }, { DRDATA (POS, cdr_unit.pos, T_ADDR_W), PV_LEFT }, { DRDATA (TSTART, cdr_tstart, 24), PV_LEFT + REG_NZ }, { DRDATA (TSTOP, cdr_tstop, 24), PV_LEFT + REG_NZ }, { DRDATA (TLEFT, cdr_tleft, 24), PV_LEFT + REG_NZ }, { DRDATA (TRIGHT, cdr_tright, 24), PV_LEFT + REG_NZ }, { NULL } }; MTAB cdr_mod[] = { { UNIT_CBN, UNIT_CBN, "column binary", "BINARY", &cd_set_mode }, { UNIT_CBN, UNIT_CBN, "text", "TEXT", &cd_set_mode }, { 0 } }; DEVICE cdr_dev = { "CDR", &cdr_unit, cdr_reg, cdr_mod,
clk_mod CLK modifiers clk_reg CLK register list */ DIB clk_dib = { &clkio, CLK }; UNIT clk_unit = { UDATA (&clk_svc, UNIT_IDLE, 0) }; REG clk_reg[] = { { ORDATA (SEL, clk_select, 3) }, { DRDATA (CTR, clk_ctr, 14) }, { FLDATA (CTL, clk.control, 0) }, { FLDATA (FLG, clk.flag, 0) }, { FLDATA (FBF, clk.flagbuf, 0) }, { FLDATA (ERR, clk_error, CLK_V_ERROR) }, { BRDATA (TIME, clk_time, 10, 24, 8) }, { DRDATA (IPTICK, clk_tick, 24), PV_RSPC | REG_RO }, { ORDATA (SC, clk_dib.select_code, 6), REG_HRO }, { ORDATA (DEVNO, clk_dib.select_code, 6), REG_HRO }, { NULL } }; MTAB clk_mod[] = { { UNIT_DIAG, UNIT_DIAG, "diagnostic mode", "DIAG", NULL }, { UNIT_DIAG, 0, "calibrated", "CALIBRATED", NULL }, { MTAB_XTD | MTAB_VDV, 0, "SC", "SC", &hp_setsc, &hp_showsc, &clk_dev }, { MTAB_XTD | MTAB_VDV | MTAB_NMO, 0, "DEVNO", "DEVNO", &hp_setdev, &hp_showdev, &clk_dev }, { 0 } }; DEVICE clk_dev = {
t_stat dcs_vlines (UNIT *uptr, int32 val, char *cptr, void *desc); void dcs_reset_ln (int32 ln); void dcs_scan_next (t_bool unlk); /* DCS data structures dcs_dev DCS device descriptor dcs_unit DCS unit descriptor dcs_reg DCS register list dcs_mod DCS modifiers list */ UNIT dcs_unit = { UDATA (&dcsi_svc, UNIT_ATTABLE, 0) }; REG dcs_reg[] = { { BRDATA (BUF, dcs_buf, 8, 8, DCS_LINES) }, { BRDATA (FLAGS, dcs_flg, 8, 1, DCS_LINES) }, { FLDATA (SCNF, iosta, IOS_V_DCS) }, { ORDATA (SCAN, dcs_scan, 5) }, { ORDATA (SEND, dcs_send, 5) }, { DRDATA (SBSLVL, dcs_sbs, 4), REG_HRO }, { NULL } }; MTAB dcs_mod[] = { { MTAB_XTD|MTAB_VDV, 0, "SBSLVL", "SBSLVL", &dev_set_sbs, &dev_show_sbs, (void *) &dcs_sbs }, { MTAB_XTD | MTAB_VDV, 0, "LINES", "LINES", &dcs_vlines, &tmxr_show_lines, (void *) &dcs_desc }, { MTAB_XTD | MTAB_VDV, 1, NULL, "DISCONNECT", &tmxr_dscln, NULL, (void *) &dcs_desc },
UNIT fl_unit = { UDATA (&fl_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_BUFABLE+UNIT_MUSTBUF, FL_SIZE) }; REG fl_reg[] = { { HRDATA (FNC, fl_fnc, 8) }, { HRDATA (ES, fl_esr, 8) }, { HRDATA (ECODE, fl_ecode, 8) }, { HRDATA (TA, fl_track, 8) }, { HRDATA (SA, fl_sector, 8) }, { DRDATA (STATE, fl_state, 4), REG_RO }, { DRDATA (BPTR, fl_bptr, 7) }, { DRDATA (CTIME, fl_cwait, 24), PV_LEFT }, { DRDATA (STIME, fl_swait, 24), PV_LEFT }, { DRDATA (XTIME, fl_xwait, 24), PV_LEFT }, { FLDATA (STOP_IOE, fl_stopioe, 0) }, { BRDATA (DBUF, fl_buf, 16, 8, FL_NUMBY) }, { BRDATA (COMM, comm_region, 16, 8, COMM_LNT) }, { NULL } }; MTAB fl_mod[] = { { UNIT_WLK, 0, "write enabled", "WRITEENABLED", NULL }, { UNIT_WLK, UNIT_WLK, "write locked", "LOCKED", NULL }, { 0 } }; DEVICE fl_dev = { "RX", &fl_unit, fl_reg, fl_mod, 1, DEV_RDX, 20, 1, DEV_RDX, 8, NULL, NULL, &fl_reset, NULL, NULL, NULL,
{ ORDATA (RXTA, rx_track, 8) }, { ORDATA (RXSA, rx_sector, 8) }, { ORDATA (STAPTR, rx_state, 3), REG_RO }, { ORDATA (BUFPTR, bptr, 7) }, { FLDATA (INT, int_req, INT_V_RX) }, { FLDATA (ERR, rx_csr, CSR_V_ERR) }, { FLDATA (TR, rx_csr, RXCS_V_TR) }, { FLDATA (IE, rx_csr, CSR_V_IE) }, { FLDATA (DONE, rx_csr, RXCS_V_DONE) }, { DRDATA (CTIME, rx_cwait, 24), PV_LEFT }, { DRDATA (STIME, rx_swait, 24), PV_LEFT }, { DRDATA (XTIME, rx_xwait, 24), PV_LEFT }, { FLDATA (FLG0, rx_unit[0].flags, UNIT_V_WLK), REG_HRO }, { FLDATA (FLG1, rx_unit[1].flags, UNIT_V_WLK), REG_HRO }, { FLDATA (STOP_IOE, rx_stopioe, 0) }, { BRDATA (**BUF, buf, 8, 8, RX_NUMBY), REG_HRO }, { NULL } }; MTAB rx_mod[] = { { UNIT_WLK, 0, "write enabled", "ENABLED", NULL }, { UNIT_WLK, UNIT_WLK, "write locked", "LOCKED", NULL }, { 0 } }; DEVICE rx_dev = { "RX", rx_unit, rx_reg, rx_mod, RX_NUMDR, 8, 20, 1, 8, 8, NULL, NULL, &rx_reset, &rx_boot, NULL, NULL }; /* I/O dispatch routine, I/O addresses 17777170 - 17777172
ttix_dev TTIx device descriptor ttix_unit TTIx unit descriptor ttix_reg TTIx register list ttix_mod TTIx modifiers list */ DIB ttix_dib = { DEV_TTO1, 8, NULL, { &ttox, &ttix, &ttox, &ttix, &ttox, &ttix, &ttox, &ttix } }; UNIT ttix_unit = { UDATA (&ttix_svc, UNIT_IDLE|UNIT_ATTABLE, 0), KBD_POLL_WAIT }; REG ttix_reg[] = { { BRDATA (BUF, ttix_buf, 8, 8, TTX_MAXL) }, { ORDATA (DONE, ttix_done, TTX_MAXL) }, { FLDATA (INT, int_hwre[API_TTI1], INT_V_TTI1) }, { DRDATA (TIME, ttix_unit.wait, 24), REG_NZ + PV_LEFT }, { ORDATA (DEVNUM, ttix_dib.dev, 6), REG_HRO }, { NULL } }; MTAB ttix_mod[] = { { MTAB_XTD | MTAB_VDV, 0, "LINES", "LINES", &ttx_vlines, &tmxr_show_lines, (void *) &ttx_desc }, { UNIT_ATT, UNIT_ATT, "summary", NULL, NULL, &tmxr_show_summ, (void *) &ttx_desc }, { MTAB_XTD | MTAB_VDV, 1, NULL, "DISCONNECT", &tmxr_dscln, NULL, (void *) &ttx_desc }, { MTAB_XTD | MTAB_VDV | MTAB_NMO, 1, "CONNECTIONS", NULL,
UNIT_ROABLE+(TYPE_5440 << UNIT_V_DTYPE), SIZE_5440) }, { UDATA (&dp_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+ UNIT_ROABLE+(TYPE_5440 << UNIT_V_DTYPE), SIZE_5440) }, { UDATA (&dp_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+ UNIT_ROABLE+(TYPE_5440 << UNIT_V_DTYPE), SIZE_5440) } }; REG dp_reg[] = { { HRDATA (CMD, dp_cmd, 3) }, { HRDATA (STA, dp_sta, 8) }, { HRDATA (BUF, dp_db, 8) }, { HRDATA (PLAT, dp_plat, 1) }, { HRDATA (HDSC, dp_hdsc, 6) }, { HRDATA (CYL, dp_cyl, 9) }, { HRDATA (SVUN, dp_svun, 8), REG_HIDDEN }, { BRDATA (DBUF, dpxb, 16, 8, DP_NUMBY) }, { HRDATA (DBPTR, dp_bptr, 9), REG_RO }, { FLDATA (FIRST, dp_1st, 0) }, { GRDATA (IREQ, int_req[l_DPC], 16, DP_NUMDR + 1, i_DPC) }, { GRDATA (IENB, int_enb[l_DPC], 16, DP_NUMDR + 1, i_DPC) }, { BRDATA (IARM, dpd_arm, 16, 1, DP_NUMDR) }, { DRDATA (RTIME, dp_rtime, 0), PV_LEFT | REG_NZ }, { DRDATA (STIME, dp_stime, 0), PV_LEFT | REG_NZ }, { DRDATA (WTIME, dp_wtime, 0), PV_LEFT | REG_NZ }, { URDATA (UCYL, dp_unit[0].CYL, 16, 9, 0, DP_NUMDR, REG_RO) }, { URDATA (UST, dp_unit[0].STD, 16, 8, 0, DP_NUMDR, REG_RO) }, { URDATA (CAPAC, dp_unit[0].capac, 10, T_ADDR_W, 0, DP_NUMDR, PV_LEFT | REG_HRO) }, { HRDATA (DEVNO, dp_dib.dno, 8), REG_HRO },
{ ORDATA (RXES, rx_esr, 8) }, { ORDATA (RXERR, rx_ecode, 8) }, { ORDATA (RXTA, rx_track, 8) }, { ORDATA (RXSA, rx_sector, 8) }, { DRDATA (STAPTR, rx_state, 3), REG_RO }, { DRDATA (BUFPTR, rx_bptr, 7) }, { FLDATA (INT, IREQ (RX), INT_V_RX) }, { FLDATA (ERR, rx_csr, RXCS_V_ERR) }, { FLDATA (TR, rx_csr, RXCS_V_TR) }, { FLDATA (IE, rx_csr, RXCS_V_IE) }, { FLDATA (DONE, rx_csr, RXCS_V_DONE) }, { DRDATA (CTIME, rx_cwait, 24), PV_LEFT }, { DRDATA (STIME, rx_swait, 24), PV_LEFT }, { DRDATA (XTIME, rx_xwait, 24), PV_LEFT }, { FLDATA (STOP_IOE, rx_stopioe, 0) }, { BRDATA (SBUF, rx_buf, 8, 8, RX_NUMBY) }, { ORDATA (DEVADDR, rx_dib.ba, 32), REG_HRO }, { ORDATA (DEVVEC, rx_dib.vec, 16), REG_HRO }, { NULL } }; MTAB rx_mod[] = { { UNIT_WLK, 0, "write enabled", "WRITEENABLED", NULL }, { UNIT_WLK, UNIT_WLK, "write locked", "LOCKED", NULL }, #if defined (VM_PDP11) { MTAB_XTD|MTAB_VDV, 004, "ADDRESS", "ADDRESS", &set_addr, &show_addr, NULL }, { MTAB_XTD | MTAB_VDV, 0, NULL, "AUTOCONFIGURE", &set_addr_flt, NULL, NULL }, { MTAB_XTD|MTAB_VDV, 0, "VECTOR", "VECTOR", &set_vec, &show_vec, NULL },
mux_dev MUX device descriptor mux_unit MUX unit descriptor mux_reg MUX register list mux_mod MUX modifiers list */ dib_t mux_dib = { DVA_MUX, &mux_disp, DIO_MUX, &mux_dio }; UNIT mux_unit[] = { { UDATA (&muxc_svc, UNIT_ATTABLE, 0) }, { UDATA (&muxi_rtc_svc, UNIT_DIS, 0) } }; REG mux_reg[] = { { BRDATA (STA, mux_sta, 16, 8, MUX_LINES) }, { BRDATA (RBUF, mux_rbuf, 16, 8, MUX_LINES) }, { BRDATA (XBUF, mux_xbuf, 16, 8, MUX_LINES) }, { DRDATA (SCAN, mux_scan, 6) }, { FLDATA (SLCK, mux_slck, 0) }, { DRDATA (CMD, muxc_cmd, 2) }, { DRDATA (TPS, mux_tps, 8), REG_HRO }, { NULL } }; MTAB mux_mod[] = { { MTAB_XTD | MTAB_VDV, 1, NULL, "DISCONNECT", &tmxr_dscln, NULL, &mux_desc }, { UNIT_ATT, UNIT_ATT, "summary", NULL, NULL, &tmxr_show_summ, (void *) &mux_desc
/* LP data structures lp_dev LP device descriptor lp_unit LP unit descriptors lp_reg LP register list lp_mod LP modifiers list */ dib_t lp_dib = { DVA_LP, lp_disp, 0, NULL }; UNIT lp_unit = { UDATA (&lp_svc, UNIT_ATTABLE+UNIT_SEQ, 0), SERIAL_OUT_WAIT }; REG lp_reg[] = { { HRDATA (CMD, lp_cmd, 9) }, { BRDATA (BUF, lp_buf, 16, 7, BUF_LNT4) }, { FLDATA (PASS, lp_pass, 0) }, { FLDATA (INH, lp_inh, 0) }, { FLDATA (RUNAWAY, lp_run, LPDV_V_RUN) }, { BRDATA (CCT, lp_cct, 8, 8, CCT_LNT) }, { DRDATA (CCTP, lp_cctp, 8), PV_LEFT }, { DRDATA (CCTL, lp_cctl, 8), PV_LEFT + REG_HRO + REG_NZ }, { DRDATA (POS, lp_unit.pos, T_ADDR_W), PV_LEFT }, { DRDATA (TIME, lp_unit.wait, 24), PV_LEFT }, { FLDATA (STOP_IOE, lp_stopioe, 0) }, { HRDATA (LASTC, lp_lastcmd, 8), REG_HIDDEN }, { FLDATA (MODEL, lp_model, 0), REG_HRO }, { HRDATA (DEVNO, lp_dib.dva, 12), REG_HRO }, { NULL } };
{ GRDATA (RYWC, ry_wc, DEV_RDX, 8, 0) }, { GRDATA (RYDB, ry_dbr, DEV_RDX, 16, 0) }, { GRDATA (RYES, ry_esr, DEV_RDX, 12, 0) }, { GRDATA (RYERR, ry_ecode, DEV_RDX, 8, 0) }, { GRDATA (RYTA, ry_track, DEV_RDX, 8, 0) }, { GRDATA (RYSA, ry_sector, DEV_RDX, 8, 0) }, { DRDATA (STAPTR, ry_state, 4), REG_RO }, { FLDATA (INT, IREQ (RY), INT_V_RY) }, { FLDATA (ERR, ry_csr, RYCS_V_ERR) }, { FLDATA (TR, ry_csr, RYCS_V_TR) }, { FLDATA (IE, ry_csr, RYCS_V_IE) }, { FLDATA (DONE, ry_csr, RYCS_V_DONE) }, { DRDATA (CTIME, ry_cwait, 24), PV_LEFT }, { DRDATA (STIME, ry_swait, 24), PV_LEFT }, { DRDATA (XTIME, ry_xwait, 24), PV_LEFT }, { BRDATA (SBUF, rx2xb, 8, 8, RY_NUMBY) }, { FLDATA (STOP_IOE, ry_stopioe, 0) }, { URDATA (CAPAC, ry_unit[0].capac, 10, T_ADDR_W, 0, RX_NUMDR, REG_HRO | PV_LEFT) }, { GRDATA (DEVADDR, ry_dib.ba, DEV_RDX, 32, 0), REG_HRO }, { GRDATA (DEVVEC, ry_dib.vec, DEV_RDX, 16, 0), REG_HRO }, { NULL } }; MTAB ry_mod[] = { { UNIT_WLK, 0, "write enabled", "WRITEENABLED", NULL }, { UNIT_WLK, UNIT_WLK, "write locked", "LOCKED", NULL }, { (UNIT_DEN+UNIT_ATT), UNIT_ATT, "single density", NULL, NULL }, { (UNIT_DEN+UNIT_ATT), (UNIT_DEN+UNIT_ATT), "double density", NULL, NULL }, { (UNIT_AUTO+UNIT_DEN+UNIT_ATT), 0, "single density", NULL, NULL }, { (UNIT_AUTO+UNIT_DEN+UNIT_ATT), UNIT_DEN, "double density", NULL, NULL },
/* LPT data structures lpt_dev LPT device descriptor lpt_unit LPT unit descriptors lpt_reg LPT register list */ DIB lpt_dib = { d_LPT, -1, v_LPT, NULL, &lpt, NULL }; UNIT lpt_unit = { UDATA (&lpt_svc, UNIT_SEQ+UNIT_ATTABLE+UNIT_UC+UNIT_TEXT, 0) }; REG lpt_reg[] = { { HRDATA (STA, lpt_sta, 8) }, { HRDATA (BUF, lpt_unit.buf, 7) }, { BRDATA (DBUF, lpxb, 16, 7, LPT_WIDTH) }, { HRDATA (DBPTR, lpt_bptr, 8) }, { HRDATA (VFUP, lpt_vfup, 8) }, { HRDATA (VFUL, lpt_vful, 8) }, { BRDATA (VFUT, lpt_vfut, 16, 8, VFU_LNT) }, { FLDATA (IREQ, int_req[l_LPT], i_LPT) }, { FLDATA (IENB, int_enb[l_LPT], i_LPT) }, { FLDATA (IARM, lpt_arm, 0) }, { DRDATA (POS, lpt_unit.pos, T_ADDR_W), PV_LEFT }, { DRDATA (CTIME, lpt_ctime, 24), PV_LEFT }, { DRDATA (STIME, lpt_stime, 24), PV_LEFT }, { FLDATA (STOP_IOE, lpt_stopioe, 0) }, { HRDATA (DEVNO, lpt_dib.dno, 8), REG_HRO }, { NULL } };
static UNIT fif_unit[] = { { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) } }; static REG fif_reg[] = { { DRDATA (DISK, current_disk, 4) }, { DRDATA (DSKWL, warnLevelDSK, 32) }, { BRDATA (WARNLOCK, warnLock, 10, 32, NUM_OF_DSK), REG_CIRC + REG_RO }, { BRDATA (WARNATTACHED, warnAttached, 10, 32, NUM_OF_DSK), REG_CIRC + REG_RO }, { DRDATA (WARNDSK11, warnDSK11, 4), REG_RO }, { NULL } }; static MTAB fif_mod[] = { { MTAB_XTD|MTAB_VDV, 0, "IOBASE", "IOBASE", &set_iobase, &show_iobase, NULL }, { UNIT_DSK_WLK, 0, "WRTENB", "WRTENB", NULL }, { UNIT_DSK_WLK, UNIT_DSK_WLK, "WRTLCK", "WRTLCK", NULL }, /* quiet, no warning messages */ { UNIT_DSK_VERBOSE, 0, "QUIET", "QUIET", NULL }, /* verbose, show warning messages */ { UNIT_DSK_VERBOSE, UNIT_DSK_VERBOSE, "VERBOSE", "VERBOSE", &fif_set_verbose }, { 0 } };
lpt_reg LPT register list */ DIB lpt_dib = { &lpt_chsel, &lpt_chwr }; UNIT lpt_unit = { UDATA (&lpt_svc, UNIT_SEQ+UNIT_ATTABLE+UNIT_CONS+UNIT_TEXT, 0) }; REG lpt_reg[] = { { ORDATA (STATE, lpt_sta, 2) }, { ORDATA (CMD, lpt_cmd, 2) }, { ORDATA (CHOB, lpt_chob, 36) }, { FLDATA (CHOBV, lpt_chob_v, 0) }, { DRDATA (BPTR, lpt_bptr, 6), PV_LEFT }, { BRDATA (BUF, lpt_bbuf, 8, 36, LPT_BINLNT) }, { BRDATA (EBUF, lpt_ebuf, 8, 36, LPT_ECHLNT) }, { DRDATA (POS, lpt_unit.pos, T_ADDR_W), PV_LEFT }, { DRDATA (TSTART, lpt_tstart, 24), PV_LEFT + REG_NZ }, { DRDATA (TSTOP, lpt_tstop, 24), PV_LEFT + REG_NZ }, { DRDATA (TLEFT, lpt_tleft, 24), PV_LEFT + REG_NZ }, { DRDATA (TRIGHT, lpt_tright, 24), PV_LEFT + REG_NZ }, { NULL } }; MTAB lpt_mod[] = { { UNIT_CONS, UNIT_CONS, "default to console", "DEFAULT" }, { UNIT_CONS, 0 , "no default device", "NODEFAULT" }, { UNIT_48, UNIT_48, "48 character chain", "48" }, { UNIT_48, 0, "64 character chain", "64" }, { UNIT_BZ, UNIT_BZ, "business set", "BUSINESS" },
extern int32 eval_int (void); /* SYSD data structures sysd_dev SYSD device descriptor sysd_unit SYSD units sysd_reg SYSD register list */ UNIT sysd_unit = { UDATA (NULL, 0, 0) }; REG sysd_reg[] = { { HRDATAD (CONISP, conisp, 32, "console ISP") }, { HRDATAD (CONPC, conpc, 32, "console PD") }, { HRDATAD (CONPSL, conpsl, 32, "console PSL") }, { BRDATA (BOOTCMD, cpu_boot_cmd, 16, 8, CBUFSIZE), REG_HRO }, { NULL } }; DEVICE sysd_dev = { "SYSD", &sysd_unit, sysd_reg, NULL, 1, 16, 16, 1, 16, 8, NULL, NULL, &sysd_reset, NULL, NULL, NULL, NULL, 0, 0, NULL, NULL, NULL, NULL, NULL, NULL, &sysd_description }; /* Special boot command, overrides regular boot */ CTAB vax610_cmd[] = {
*/ DIB dq_dib[] = { { &dqdio, DQD }, { &dqcio, DQC } }; #define dqd_dib dq_dib[0] #define dqc_dib dq_dib[1] UNIT dqd_unit = { UDATA (&dqd_svc, 0, 0) }; REG dqd_reg[] = { { ORDATA (IBUF, dqd_ibuf, 16) }, { ORDATA (OBUF, dqd_obuf, 16) }, { BRDATA (DBUF, dqxb, 8, 16, DQ_NUMWD) }, { DRDATA (BPTR, dq_ptr, DQ_N_NUMWD) }, { FLDATA (CMD, dqd.command, 0) }, { FLDATA (CTL, dqd.control, 0) }, { FLDATA (FLG, dqd.flag, 0) }, { FLDATA (FBF, dqd.flagbuf, 0) }, { FLDATA (XFER, dqd_xfer, 0) }, { FLDATA (WVAL, dqd_wval, 0) }, { ORDATA (SC, dqd_dib.select_code, 6), REG_HRO }, { ORDATA (DEVNO, dqd_dib.select_code, 6), REG_HRO }, { NULL } }; MTAB dqd_mod[] = { { MTAB_XTD | MTAB_VDV, 1, "SC", "SC", &hp_setsc, &hp_showsc, &dqd_dev }, { MTAB_XTD | MTAB_VDV | MTAB_NMO, 1, "DEVNO", "DEVNO", &hp_setdev, &hp_showdev, &dqd_dev },
{ UDATA (&mtu_svc, UNIT_ATTABLE+UNIT_ROABLE+UNIT_DISABLE, 0) }, { UDATA (&mtu_svc, UNIT_ATTABLE+UNIT_ROABLE+UNIT_DISABLE, 0) }, { UDATA (&mtu_svc, UNIT_ATTABLE+UNIT_ROABLE+UNIT_DISABLE, 0) }, { UDATA (&mtu_svc, UNIT_ATTABLE+UNIT_ROABLE+UNIT_DISABLE, 0) }, { UDATA (&mtr_svc, UNIT_DIS, 0) }, { UDATA (&mtr_svc, UNIT_DIS, 0) }, { UDATA (&mtr_svc, UNIT_DIS, 0) }, { UDATA (&mtr_svc, UNIT_DIS, 0) }, { UDATA (&mtr_svc, UNIT_DIS, 0) }, { UDATA (&mtr_svc, UNIT_DIS, 0) }, { UDATA (&mtr_svc, UNIT_DIS, 0) }, { UDATA (&mtr_svc, UNIT_DIS, 0) } }; REG mt_reg[] = { { BRDATA (BUF, mt_xb, 16, 8, MT_MAXFR) }, { DRDATA (BPTR, mt_bptr, 17) }, { DRDATA (BLNT, mt_blim, 17) }, { HRDATA (RWINT, mt_rwi, MT_NUMDR) }, { DRDATA (TIME, mt_time, 24), PV_LEFT+REG_NZ }, { DRDATA (CTIME, mt_ctime, 24), PV_LEFT+REG_NZ }, { DRDATA (RWTIME, mt_rwtime, 24), PV_LEFT+REG_NZ }, { URDATA (UST, mt_unit[0].UST, 16, 8, 0, MT_NUMDR, 0) }, { URDATA (UCMD, mt_unit[0].UCMD, 16, 8, 0, 2 * MT_NUMDR, 0) }, { URDATA (POS, mt_unit[0].pos, 10, T_ADDR_W, 0, MT_NUMDR, PV_LEFT | REG_RO) }, { FLDATA (STOP_IOE, mt_stopioe, 0) }, { HRDATA (DEVNO, mt_dib.dva, 12), REG_HRO }, { NULL } };
/* 88DSK Standard I/O Data Structures */ static UNIT dsk_unit[] = { { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) }, { UDATA (NULL, UNIT_FIX + UNIT_ATTABLE + UNIT_DISABLE + UNIT_ROABLE, MAX_DSK_SIZE) } }; static REG dsk_reg[] = { { DRDATA (DISK, current_disk, 4) }, { BRDATA (CURTRACK, current_track, 10, 32, NUM_OF_DSK), REG_CIRC + REG_RO }, { BRDATA (CURSECTOR, current_sector, 10, 32, NUM_OF_DSK), REG_CIRC + REG_RO }, { BRDATA (CURBYTE, current_byte, 10, 32, NUM_OF_DSK), REG_CIRC + REG_RO }, { BRDATA (CURFLAG, current_flag, 10, 32, NUM_OF_DSK), REG_CIRC + REG_RO }, { BRDATA (TRACKS, tracks, 10, 8, NUM_OF_DSK), REG_CIRC }, { DRDATA (IN9COUNT, in9_count, 4), REG_RO }, { DRDATA (IN9MESSAGE, in9_message, 4), REG_RO }, { DRDATA (DIRTY, dirty, 4), REG_RO }, { DRDATA (DSKWL, warnLevelDSK, 32) }, { BRDATA (WARNLOCK, warnLock, 10, 32, NUM_OF_DSK), REG_CIRC + REG_RO }, { BRDATA (WARNATTACHED, warnAttached, 10, 32, NUM_OF_DSK), REG_CIRC + REG_RO }, { DRDATA (WARNDSK10, warnDSK10, 4), REG_RO }, { DRDATA (WARNDSK11, warnDSK11, 4), REG_RO }, { DRDATA (WARNDSK12, warnDSK12, 4), REG_RO }, { BRDATA (DISKBUFFER, dskbuf, 10, 8, DSK_SECTSIZE), REG_CIRC + REG_RO }, { NULL }
}; REG dp_reg[] = { { ORDATA (STA, dp_sta, 16) }, { ORDATA (BUF, dp_buf, 16) }, { ORDATA (FNC, dp_fnc, 4) }, { ORDATA (CW1, dp_cw1, 16) }, { ORDATA (CW2, dp_cw2, 16) }, { ORDATA (CSUM, dp_csum, 16) }, { FLDATA (BUSY, dp_sta, 15) }, { FLDATA (RDY, dp_sta, 14) }, { FLDATA (EOR, dp_eor, 0) }, { FLDATA (DEFINT, dp_defint, 0) }, { FLDATA (INTREQ, dev_int, INT_V_DP) }, { FLDATA (ENABLE, dev_enb, INT_V_DP) }, { BRDATA (TBUF, dpxb, 8, 16, DP_TRKLEN) }, { ORDATA (RPTR, dp_rptr, 11), REG_RO }, { ORDATA (WPTR, dp_wptr, 11), REG_RO }, { ORDATA (BCTR, dp_bctr, 15), REG_RO }, { ORDATA (GAP, dp_gap, 16), REG_RO }, { DRDATA (STIME, dp_stime, 24), REG_NZ + PV_LEFT }, { DRDATA (XTIME, dp_xtime, 24), REG_NZ + PV_LEFT }, { DRDATA (BTIME, dp_btime, 24), REG_NZ + PV_LEFT }, { FLDATA (CTYPE, dp_ctype, 0), REG_HRO }, { URDATA (UCYL, dp_unit[0].CYL, 10, 8, 0, DP_NUMDRV, PV_LEFT | REG_HRO) }, { URDATA (UFNC, dp_unit[0].FNC, 8, 7, 0, DP_NUMDRV, REG_HRO) }, { URDATA (CAPAC, dp_unit[0].capac, 10, T_ADDR_W, 0, DP_NUMDRV, PV_LEFT | REG_HRO) }, { ORDATA (OTAS, dp_otas, 2), REG_HRO },
void mux_scan_next (void); /* MUX data structures mux_dev MUX device descriptor mux_unit MUX unit descriptor mux_reg MUX register list mux_mod MUX modifiers list */ DIB mux_dib = { -1, DEV3_GMUX, 0, NULL, &mux }; UNIT mux_unit = { UDATA (&muxi_svc, UNIT_ATTABLE, 0), MUX_INIT_POLL }; REG mux_reg[] = { { BRDATA (STA, mux_sta, 8, 6, MUX_LINES) }, { BRDATA (RBUF, mux_rbuf, 8, 8, MUX_LINES) }, { BRDATA (XBUF, mux_xbuf, 8, 8, MUX_LINES) }, { BRDATA (INT, mux_flags, 8, 1, MUX_SCANMAX) }, { ORDATA (SCAN, mux_scan, 7) }, { FLDATA (SLCK, mux_slck, 0) }, { DRDATA (TPS, mux_tps, 8), REG_NZ + PV_LEFT }, { NULL } }; MTAB mux_mod[] = { { MTAB_XTD | MTAB_VDV, 0, "LINES", "LINES", &mux_vlines, tmxr_show_lines, (void *) &mux_desc }, { MTAB_XTD | MTAB_VDV, 1, NULL, "DISCONNECT", &tmxr_dscln, NULL, &mux_desc }, { UNIT_ATT, UNIT_ATT, "summary", NULL,
cdr_unit CDR unit descriptor cdr_reg CDR register list */ UNIT cdr_unit = { UDATA (&cdr_svc, UNIT_SEQ+UNIT_ATTABLE+UNIT_ROABLE+UNIT_TEXT, 0), 100 }; REG cdr_reg[] = { { FLDATA (LAST, ind[IN_LST], 0) }, { FLDATA (ERR, ind[IN_READ], 0) }, { FLDATA (S1, s1sel, 0) }, { FLDATA (S2, s2sel, 0) }, { DRDATA (POS, cdr_unit.pos, T_ADDR_W), PV_LEFT }, { DRDATA (TIME, cdr_unit.wait, 24), PV_LEFT }, { BRDATA (BUF, rbuf, 8, 8, CDR_WIDTH) }, { NULL } }; DEVICE cdr_dev = { "CDR", &cdr_unit, cdr_reg, NULL, 1, 10, 31, 1, 8, 7, NULL, NULL, &cd_reset, &cdr_boot, &cdr_attach, NULL }; /* CDP data structures cdp_dev CDP device descriptor cdp_unit CDP unit descriptor cdp_reg CDP register list
#define CHP(ch,val) ((val) & (1 << (ch))) /* LPT data structures lpt_dev LPT device descriptor lpt_unit LPT unit descriptor lpt_reg LPT register list */ UNIT lpt_unit = { UDATA (&lpt_svc, UNIT_SEQ+UNIT_ATTABLE+UNIT_TEXT, 50) }; REG lpt_reg[] = { { BRDATA (LBUF, lpt_buf, 8, 8, LPT_BSIZE + 1) }, { DRDATA (BPTR, lpt_bptr, 8) }, { HRDATA (PCTL, lpt_savctrl, 8) }, { FLDATA (PRCHK, ind[IN_PRCHK], 0) }, { FLDATA (PRCH9, ind[IN_PRCH9], 0) }, { FLDATA (PRCH12, ind[IN_PRCH12], 0) }, { FLDATA (PRBSY, ind[IN_PRBSY], 0) }, { DRDATA (POS, lpt_unit.pos, T_ADDR_W), PV_LEFT }, { BRDATA (CCT, cct, 8, 32, CCT_LNT) }, { DRDATA (CCTP, cct_ptr, 8), PV_LEFT }, { DRDATA (CCTL, cct_lnt, 8), REG_RO + PV_LEFT }, { NULL } }; DEVICE lpt_dev = { "LPT", &lpt_unit, lpt_reg, NULL,
/* DCI data structures dci_dev DCI device descriptor dci_unit DCI unit descriptor dci_reg DCI register list */ DIB dci_dib = { IOBA_DC, IOLN_DC, &dcx_rd, &dcx_wr, 2, IVCL(DCI), VEC_DCI, {&dci_iack, &dco_iack} }; UNIT dci_unit = { UDATA(&dci_svc, 0, 0), KBD_POLL_WAIT }; REG dci_reg[] = { {BRDATA(BUF, dci_buf, DEV_RDX, 8, DCX_LINES)}, {BRDATA(CSR, dci_csr, DEV_RDX, 16, DCX_LINES)}, {GRDATA(IREQ, dci_ireq, DEV_RDX, DCX_LINES, 0)}, {DRDATA(LINES, dcx_desc.lines, 6), REG_HRO}, {GRDATA(DEVADDR, dci_dib.ba, DEV_RDX, 32, 0), REG_HRO}, {GRDATA(DEVIOLN, dci_dib.lnt, DEV_RDX, 32, 0), REG_HRO}, {GRDATA(DEVVEC, dci_dib.vec, DEV_RDX, 16, 0), REG_HRO}, {NULL} }; MTAB dci_mod[] = { {MTAB_XTD | MTAB_VDV, 1, NULL, "DISCONNECT", &tmxr_dscln, NULL, &dcx_desc}, {UNIT_ATT, UNIT_ATT, "summary", NULL, NULL, &tmxr_show_summ, (void *)&dcx_desc}, {MTAB_XTD | MTAB_VDV | MTAB_NMO, 1, "CONNECTIONS", NULL,
&dtc_setnl, &tmxr_show_lines, (void *) &dtc_desc, "Display number of lines" }, { MTAB_XTD|MTAB_VDV|MTAB_VALR, 0, "BUFSIZE", "BUFSIZE=n", &dtc_set_buf, &dtc_show_buf, (void *)&dtc_bufsize, "Set buffer size" }, { MTAB_XTD|MTAB_VDV|MTAB_NC, 0, NULL, "LOG=n=file", &dtc_set_log, NULL, (void *)&dtc_desc }, { MTAB_XTD|MTAB_VDV|MTAB_VALR, 0, NULL, "NOLOG", &dtc_set_nolog, NULL, (void *)&dtc_desc, "Disable logging on designated line" }, { MTAB_XTD|MTAB_VDV|MTAB_NMO, 0, "LOG", NULL, NULL, &dtc_show_log, (void *)&dtc_desc, "Display logging for all lines" }, {0} }; REG dtc_reg[] = { {ORDATAD(BUFSIZE, dtc_bufsize, 8, "Buffer size"), REG_HRO}, {ORDATAD(NLINES, dtc_desc.lines, 8, "Buffer size"), REG_HRO}, {BRDATA(BUF, dtc_buf, 16, 8, sizeof(dtc_buf)), REG_HRO}, {BRDATA(LSTAT, dtc_lstatus, 16, 8, sizeof(dtc_lstatus)), REG_HRO}, {BRDATA(BUFPTR, dtc_bufptr, 16, 16, sizeof(dtc_bufptr)), REG_HRO}, {BRDATA(BUFSIZ, dtc_bsize, 16, 16, sizeof(dtc_bsize)), REG_HRO}, {BRDATA(BUFLIM, dtc_blimit, 16, 16, sizeof(dtc_blimit)), REG_HRO}, {0} }; UNIT dtc_unit[] = { {UDATA(&dtc_srv, UNIT_DTC, 0)}, /* DTC */ {UDATA(&dtco_srv, UNIT_DIS, 0)}, /* DTC server process */ }; DEVICE dtc_dev = { "DTC", dtc_unit, dtc_reg, dtc_mod,
{ UDATA (&if3_svc, UNIT_FIX | UNIT_DISABLE | UNIT_ROABLE, 0) }, { UDATA (&if3_svc, UNIT_FIX | UNIT_DISABLE | UNIT_ROABLE, 0) }, { UDATA (&if3_svc, UNIT_FIX | UNIT_DISABLE | UNIT_ROABLE, 0) } }; static uint8 if3_user = 0; static uint8 if3_board = 0; static uint8 if3_rimr[IF3_MAX_BOARDS] = { 0, 0, 0, 0 }; static uint8 if3_timr[IF3_MAX_BOARDS] = { 0, 0, 0, 0 }; static uint8 if3_risr[IF3_MAX_BOARDS] = { 0, 0, 0, 0 }; static uint8 if3_tisr[IF3_MAX_BOARDS] = { 0, 0, 0, 0 }; static REG if3_reg[] = { { HRDATA (USER, if3_user, 3), }, { HRDATA (BOARD, if3_board, 2), }, { BRDATA (RIMR, &if3_rimr[0], 16, 8, 4), }, { BRDATA (RISR, &if3_risr[0], 16, 8, 4), }, { BRDATA (TIMR, &if3_timr[0], 16, 8, 4), }, { BRDATA (TISR, &if3_tisr[0], 16, 8, 4), }, { NULL } }; static MTAB if3_mod[] = { { MTAB_XTD|MTAB_VDV, 0, "IOBASE", "IOBASE", &set_iobase, &show_iobase, NULL }, { UNIT_IF3_CONNECT, UNIT_IF3_CONNECT,"INSTALLED", "INSTALLED", &set_if3_connect, NULL, NULL }, { UNIT_IF3_CONNECT, 0, "UNINSTALLED","UNINSTALLED", &set_if3_connect, NULL, NULL }, { 0 } }; #define TRACE_PRINT(level, args) if(if3_dev.dctrl & level) { \ printf args; \
}; UNIT pclk_unit = { UDATA (&pclk_svc, UNIT_IDLE, 0) }; REG pclk_reg[] = { { ORDATA (CSR, pclk_csr, 16) }, { ORDATA (CSB, pclk_csb, 16) }, { ORDATA (CNT, pclk_ctr, 16) }, { FLDATA (INT, IREQ (PCLK), INT_V_PCLK) }, { FLDATA (OVFL, pclk_csr, CSR_V_ERR) }, { FLDATA (DONE, pclk_csr, CSR_V_DONE) }, { FLDATA (IE, pclk_csr, CSR_V_IE) }, { FLDATA (UPDN, pclk_csr, CSR_V_UPDN) }, { FLDATA (MODE, pclk_csr, CSR_V_MODE) }, { FLDATA (RUN, pclk_csr, CSR_V_GO) }, { BRDATA (TIME, xtim, 10, 32, 4), REG_NZ + PV_LEFT }, { BRDATA (TPS, rate, 10, 32, 4), REG_NZ + PV_LEFT }, { ORDATA (DEVADDR, pclk_dib.ba, 32), REG_HRO }, { ORDATA (DEVVEC, pclk_dib.vec, 16), REG_HRO }, { NULL } }; MTAB pclk_mod[] = { { UNIT_LINE50HZ, UNIT_LINE50HZ, "50 Hz Line Frequency", "50HZ", &pclk_set_line }, { UNIT_LINE50HZ, 0, "60 Hz Line Frequency", "60HZ", &pclk_set_line }, { MTAB_XTD|MTAB_VDV, 0, "FREQUENCY", NULL, NULL, &pclk_show_freq, NULL }, { MTAB_XTD|MTAB_VDV, 0, "ADDRESS", NULL, NULL, &show_addr, NULL }, { MTAB_XTD|MTAB_VDV, 0, "VECTOR", "VECTOR", &set_vec, &show_vec, NULL }, { 0 }
{ UDATA (&rp_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+UNIT_AUTO+ UNIT_ROABLE+(INIT_DTYPE << UNIT_V_DTYPE), INIT_SIZE) }, { UDATA (&rp_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+UNIT_AUTO+ UNIT_ROABLE+(INIT_DTYPE << UNIT_V_DTYPE), INIT_SIZE) }, { UDATA (&rp_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+UNIT_AUTO+ UNIT_ROABLE+(INIT_DTYPE << UNIT_V_DTYPE), INIT_SIZE) }, { UDATA (&rp_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+UNIT_AUTO+ UNIT_ROABLE+(INIT_DTYPE << UNIT_V_DTYPE), INIT_SIZE) }, { UDATA (&rp_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+UNIT_AUTO+ UNIT_ROABLE+(INIT_DTYPE << UNIT_V_DTYPE), INIT_SIZE) }, { UDATA (&rp_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+UNIT_AUTO+ UNIT_ROABLE+(INIT_DTYPE << UNIT_V_DTYPE), INIT_SIZE) } }; REG rp_reg[] = { { BRDATA (CS1, rpcs1, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (DA, rpda, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (DS, rpds, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (ER1, rper1, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (HR, rmhr, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (OF, rpof, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (DC, rpdc, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (ER2, rper2, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (ER3, rper3, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (EC1, rpec1, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (EC2, rpec2, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (MR, rpmr, DEV_RDX, 16, RP_NUMDR) }, { BRDATA (MR2, rmmr2, DEV_RDX, 16, RP_NUMDR) }, { DRDATA (STIME, rp_swait, 24), REG_NZ + PV_LEFT }, { DRDATA (RTIME, rp_rwait, 24), REG_NZ + PV_LEFT }, { URDATA (CAPAC, rp_unit[0].capac, 10, T_ADDR_W, 0,
mbax_reg MBA register list */ DIB mba0_dib = { TR_MBA0, 0, &mba_rdreg, &mba_wrreg, 0, NVCL (MBA0) }; UNIT mba0_unit = { UDATA (NULL, 0, 0) }; REG mba0_reg[] = { { HRDATA (CNFR, mba_cnf[0], 32) }, { HRDATA (CR, mba_cr[0], 4) }, { HRDATA (SR, mba_sr[0], 32) }, { HRDATA (VA, mba_va[0], 17) }, { HRDATA (BC, mba_bc[0], 16) }, { HRDATA (DR, mba_dr[0], 32) }, { HRDATA (SMR, mba_dr[0], 32) }, { BRDATA (MAP, mba_map[0], 16, 32, MBA_NMAPR) }, { FLDATA (NEXINT, nexus_req[IPL_MBA0], TR_MBA0) }, { NULL } }; MTAB mba0_mod[] = { { MTAB_XTD|MTAB_VDV, TR_MBA0, "NEXUS", NULL, NULL, &show_nexus }, { 0 } }; DIB mba1_dib = { TR_MBA1, 0, &mba_rdreg, &mba_wrreg, 0, NVCL (MBA1) }; UNIT mba1_unit = { UDATA (NULL, 0, 0) }; MTAB mba1_mod[] = {
REG cpu_reg[] = { { DRDATA (C, PC, 12), REG_VMAD }, { HRDATA (A, A, 32), REG_VMIO }, { HRDATA (IR, IR, 32), REG_VMIO }, { FLDATA (OVF, OVF, 0) }, { FLDATA (TSW, t_switch, 0) }, { FLDATA (BP32, bp32, 0) }, { FLDATA (BP16, bp16, 0) }, { FLDATA (BP8, bp8, 0) }, { FLDATA (BP4, bp4, 0) }, { FLDATA (INPST, inp_strt, 0) }, { FLDATA (INPDN, inp_done, 0) }, { FLDATA (OUTST, out_strt, 0) }, { FLDATA (OUTDN, out_done, 0) }, { DRDATA (DELAY, delay, 7) }, { BRDATA (CQ, pcq, 16, 12, PCQ_SIZE), REG_RO + REG_CIRC }, { HRDATA (CQP, pcq_p, 6), REG_HRO }, { HRDATA (WRU, sim_int_char, 8) }, { NULL } }; MTAB cpu_mod[] = { { UNIT_LGP21, UNIT_LGP21, "LGP-21", "LGP21", &cpu_set_model, &cpu_show_model }, { UNIT_LGP21, 0, "LGP-30", "LGP30", &cpu_set_model, &cpu_show_model }, { UNIT_TTSS_D, UNIT_TTSS_D, 0, "TRACK" }, { UNIT_TTSS_D, 0, 0, "NORMAL" }, { UNIT_LGPH_D, UNIT_LGPH_D, 0, "LGPHEX" }, { UNIT_LGPH_D, 0, 0, "STANDARDHEX" }, { UNIT_MANI, UNIT_MANI, NULL, "MANUAL" }, { UNIT_MANI, 0, NULL, "TAPE" }, { UNIT_IN4B, UNIT_IN4B, NULL, "4B", &cpu_set_30opt },
{ UDATA (&rs_svc, UNIT_FIX|UNIT_ATTABLE|UNIT_DISABLE|UNIT_AUTO+ UNIT_BUFABLE|UNIT_MUSTBUF|(RS04_DTYPE << UNIT_V_DTYPE), RS04_SIZE) }, { UDATA (&rs_svc, UNIT_FIX|UNIT_ATTABLE|UNIT_DISABLE|UNIT_AUTO+ UNIT_BUFABLE|UNIT_MUSTBUF|(RS04_DTYPE << UNIT_V_DTYPE), RS04_SIZE) }, { UDATA (&rs_svc, UNIT_FIX|UNIT_ATTABLE|UNIT_DISABLE|UNIT_AUTO+ UNIT_BUFABLE|UNIT_MUSTBUF|(RS04_DTYPE << UNIT_V_DTYPE), RS04_SIZE) }, { UDATA (&rs_svc, UNIT_FIX|UNIT_ATTABLE|UNIT_DISABLE|UNIT_AUTO+ UNIT_BUFABLE|UNIT_MUSTBUF|(RS04_DTYPE << UNIT_V_DTYPE), RS04_SIZE) }, { UDATA (&rs_svc, UNIT_FIX|UNIT_ATTABLE|UNIT_DISABLE|UNIT_AUTO+ UNIT_BUFABLE|UNIT_MUSTBUF|(RS04_DTYPE << UNIT_V_DTYPE), RS04_SIZE) }, { UDATA (&rs_svc, UNIT_FIX|UNIT_ATTABLE|UNIT_DISABLE|UNIT_AUTO+ UNIT_BUFABLE|UNIT_MUSTBUF|(RS04_DTYPE << UNIT_V_DTYPE), RS04_SIZE) } }; REG rs_reg[] = { { BRDATA (CS1, rscs1, DEV_RDX, 16, RS_NUMDR) }, { BRDATA (DA, rsda, DEV_RDX, 16, RS_NUMDR) }, { BRDATA (DS, rsds, DEV_RDX, 16, RS_NUMDR) }, { BRDATA (ER, rser, DEV_RDX, 16, RS_NUMDR) }, { BRDATA (MR, rsmr, DEV_RDX, 16, RS_NUMDR) }, { BRDATA (WLKS, rswlk, DEV_RDX, 6, RS_NUMDR) }, { DRDATA (TIME, rs_wait, 24), REG_NZ + PV_LEFT }, { URDATA (CAPAC, rs_unit[0].capac, 10, T_ADDR_W, 0, RS_NUMDR, PV_LEFT | REG_HRO) }, { FLDATA (STOP_IOE, rs_stopioe, 0) }, { NULL } }; MTAB rs_mod[] = { { MTAB_XTD|MTAB_VDV, 0, "MASSBUS", "MASSBUS", NULL, &mba_show_num }, { UNIT_WLK, 0, "write enabled", "WRITEENABLED", NULL },