struct resource sa1111_resources[] = { DEFINE_RES_MEM(0x40000000, SZ_8K), { .flags = IORESOURCE_IRQ }, }; struct platform_device_info sa1111_devinfo = { .parent = &dev->dev, .name = "sa1111", .id = 0, .res = sa1111_resources, .num_res = ARRAY_SIZE(sa1111_resources), .data = &sa1111_info, .size_data = sizeof(sa1111_info), .dma_mask = 0xffffffffUL, }; struct resource smc91x_resources[] = { DEFINE_RES_MEM_NAMED(SA1100_CS3_PHYS, 0x02000000, "smc91x-regs"), DEFINE_RES_MEM_NAMED(SA1100_CS3_PHYS + 0x02000000, 0x02000000, "smc91x-attrib"), { .flags = IORESOURCE_IRQ }, }; struct smc91x_platdata smc91x_platdata = { .flags = SMC91X_USE_8BIT | SMC91X_IO_SHIFT_2 | SMC91X_NOWAIT, }; struct platform_device_info smc91x_devinfo = { .parent = &dev->dev, .name = "smc91x", .id = 0, .res = smc91x_resources, .num_res = ARRAY_SIZE(smc91x_resources), .data = &smc91x_platdata, .size_data = sizeof(smc91x_platdata),
.vsync_end = 777, .vtotal = 806, .flags = 0, }, }, }, }; static const struct rcar_du_platform_data lager_du_pdata __initconst = { .encoders = lager_du_encoders, .num_encoders = ARRAY_SIZE(lager_du_encoders), }; static const struct resource du_resources[] __initconst = { DEFINE_RES_MEM(0xfeb00000, 0x70000), DEFINE_RES_MEM_NAMED(0xfeb90000, 0x1c, "lvds.0"), DEFINE_RES_MEM_NAMED(0xfeb94000, 0x1c, "lvds.1"), DEFINE_RES_IRQ(gic_spi(256)), DEFINE_RES_IRQ(gic_spi(268)), DEFINE_RES_IRQ(gic_spi(269)), }; static void __init lager_add_du_device(void) { struct platform_device_info info = { .name = "rcar-du-r8a7790", .id = -1, .res = du_resources, .num_res = ARRAY_SIZE(du_resources), .data = &lager_du_pdata, .size_data = sizeof(lager_du_pdata),
{ PLD_IO_LED0, GPIOF_OUT_INIT_LOW, "PLD_IO_LED0" }, { PLD_IO_LED1, GPIOF_OUT_INIT_LOW, "PLD_IO_LED1" }, { PLD_IO_LED2, GPIOF_OUT_INIT_LOW, "PLD_IO_LED2" }, { PLD_IO_LED3, GPIOF_OUT_INIT_LOW, "PLD_IO_LED3" }, { PLD_IO_LEDEN, GPIOF_OUT_INIT_LOW, "PLD_IO_LEDEN" }, { PLD_IRDA_EN, GPIOF_OUT_INIT_LOW, "PLD_IRDA_EN" }, { PLD_COM1_EN, GPIOF_OUT_INIT_HIGH, "PLD_COM1_EN" }, { PLD_COM2_EN, GPIOF_OUT_INIT_HIGH, "PLD_COM2_EN" }, { PLD_CODEC_EN, GPIOF_OUT_INIT_LOW, "PLD_CODEC_EN" }, { PLD_LCDEN_EN, GPIOF_OUT_INIT_LOW, "PLD_LCDEN_EN" }, { PLD_TCH_EN, GPIOF_OUT_INIT_LOW, "PLD_TCH_EN" }, { P720T_USERLED,GPIOF_OUT_INIT_LOW, "USER_LED" }, }; static struct resource p720t_mmgpio_resource[] __initdata = { DEFINE_RES_MEM_NAMED(0, 4, "dat"), }; static struct bgpio_pdata p720t_mmgpio_pdata = { .ngpio = 8, }; static struct platform_device p720t_mmgpio __initdata = { .name = "basic-mmio-gpio", .id = -1, .resource = p720t_mmgpio_resource, .num_resources = ARRAY_SIZE(p720t_mmgpio_resource), .dev = { .platform_data = &p720t_mmgpio_pdata, }, };
{ .virtual = AUTCPU12_VIRT_CS8900A, .pfn = __phys_to_pfn(AUTCPU12_PHYS_CS8900A), .length = SZ_1M, .type = MT_DEVICE } }; void __init autcpu12_map_io(void) { clps711x_map_io(); iotable_init(autcpu12_io_desc, ARRAY_SIZE(autcpu12_io_desc)); } static struct resource autcpu12_nvram_resource[] __initdata = { DEFINE_RES_MEM_NAMED(AUTCPU12_PHYS_NVRAM, SZ_128K, "SRAM"), }; static struct platform_device autcpu12_nvram_pdev __initdata = { .name = "autcpu12_nvram", .id = -1, .resource = autcpu12_nvram_resource, .num_resources = ARRAY_SIZE(autcpu12_nvram_resource), }; static void __init autcpu12_init(void) { platform_device_register(&autcpu12_nvram_pdev); } MACHINE_START(AUTCPU12, "autronix autcpu12")
.nbuttons = ARRAY_SIZE(gpio_buttons), }; /* Fixed 3.3V regulator to be used by MMCIF */ static struct regulator_consumer_supply fixed3v3_power_consumers[] = { REGULATOR_SUPPLY("vmmc", "sh_mmcif.1"), }; /* MMCIF */ static struct sh_mmcif_plat_data mmcif1_pdata __initdata = { .caps = MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE, }; static struct resource mmcif1_resources[] __initdata = { DEFINE_RES_MEM_NAMED(0xee220000, 0x80, "MMCIF1"), DEFINE_RES_IRQ(gic_spi(170)), }; /* Ether */ static struct sh_eth_plat_data ether_pdata __initdata = { .phy = 0x1, .edmac_endian = EDMAC_LITTLE_ENDIAN, .phy_interface = PHY_INTERFACE_MODE_RMII, .ether_link_active_low = 1, }; static struct resource ether_resources[] __initdata = { DEFINE_RES_MEM(0xee700000, 0x400), DEFINE_RES_IRQ(gic_spi(162)), };
#include <linux/omapfb.h> #include <linux/dma-mapping.h> #include <asm/mach/map.h> #include "soc.h" #ifdef CONFIG_OMAP2_VRFB /* * The first memory resource is the register region for VRFB, * the rest are VRFB virtual memory areas for each VRFB context. */ static const struct resource omap2_vrfb_resources[] = { DEFINE_RES_MEM_NAMED(0x68008000u, 0x40, "vrfb-regs"), DEFINE_RES_MEM_NAMED(0x70000000u, 0x4000000, "vrfb-area-0"), DEFINE_RES_MEM_NAMED(0x74000000u, 0x4000000, "vrfb-area-1"), DEFINE_RES_MEM_NAMED(0x78000000u, 0x4000000, "vrfb-area-2"), DEFINE_RES_MEM_NAMED(0x7c000000u, 0x4000000, "vrfb-area-3"), }; static const struct resource omap3_vrfb_resources[] = { DEFINE_RES_MEM_NAMED(0x6C000180u, 0xc0, "vrfb-regs"), DEFINE_RES_MEM_NAMED(0x70000000u, 0x4000000, "vrfb-area-0"), DEFINE_RES_MEM_NAMED(0x74000000u, 0x4000000, "vrfb-area-1"), DEFINE_RES_MEM_NAMED(0x78000000u, 0x4000000, "vrfb-area-2"), DEFINE_RES_MEM_NAMED(0x7c000000u, 0x4000000, "vrfb-area-3"), DEFINE_RES_MEM_NAMED(0xe0000000u, 0x4000000, "vrfb-area-4"), DEFINE_RES_MEM_NAMED(0xe4000000u, 0x4000000, "vrfb-area-5"), DEFINE_RES_MEM_NAMED(0xe8000000u, 0x4000000, "vrfb-area-6"),
* You should have received a copy of the GNU General Public License along * with this program; if not, write to the Free Software Foundation, Inc., * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. */ #include <asm/sizes.h> #include <mach/mx23.h> #include <mach/mx28.h> #include <mach/devices-common.h> #include <linux/dma-mapping.h> #ifdef CONFIG_SOC_IMX23 const struct mxs_gpmi_nand_data mx23_gpmi_nand_data __initconst = { .devid = "imx23-gpmi-nand", .res = { /* */ DEFINE_RES_MEM_NAMED(MX23_GPMI_BASE_ADDR, SZ_8K, GPMI_NAND_GPMI_REGS_ADDR_RES_NAME), DEFINE_RES_IRQ_NAMED(MX23_INT_GPMI_ATTENTION, GPMI_NAND_GPMI_INTERRUPT_RES_NAME), /* */ DEFINE_RES_MEM_NAMED(MX23_BCH_BASE_ADDR, SZ_8K, GPMI_NAND_BCH_REGS_ADDR_RES_NAME), DEFINE_RES_IRQ_NAMED(MX23_INT_BCH, GPMI_NAND_BCH_INTERRUPT_RES_NAME), /* */ DEFINE_RES_NAMED(MX23_DMA_GPMI0, MX23_DMA_GPMI3 - MX23_DMA_GPMI0 + 1, GPMI_NAND_DMA_CHANNELS_RES_NAME, IORESOURCE_DMA), DEFINE_RES_IRQ_NAMED(MX23_INT_GPMI_DMA, GPMI_NAND_DMA_INTERRUPT_RES_NAME), },
#define AUTCPU12_SMC_BASE (CS1_PHYS_BASE + 0x06000000) #define AUTCPU12_SMC_SEL_BASE (AUTCPU12_SMC_BASE + 0x10) #define AUTCPU12_MMGPIO_BASE (CLPS711X_NR_GPIO) #define AUTCPU12_SMC_NCE (AUTCPU12_MMGPIO_BASE + 0) /* Bit 0 */ #define AUTCPU12_SMC_RDY CLPS711X_GPIO(1, 2) #define AUTCPU12_SMC_ALE CLPS711X_GPIO(1, 3) #define AUTCPU12_SMC_CLE CLPS711X_GPIO(1, 3) static struct resource autcpu12_cs8900_resource[] __initdata = { DEFINE_RES_MEM(AUTCPU12_CS8900_BASE, SZ_1K), DEFINE_RES_IRQ(AUTCPU12_CS8900_IRQ), }; static struct resource autcpu12_nvram_resource[] __initdata = { DEFINE_RES_MEM_NAMED(AUTCPU12_PHYS_NVRAM, SZ_128K, "SRAM"), }; static struct platform_device autcpu12_nvram_pdev __initdata = { .name = "autcpu12_nvram", .id = -1, .resource = autcpu12_nvram_resource, .num_resources = ARRAY_SIZE(autcpu12_nvram_resource), }; static struct resource autcpu12_nand_resource[] __initdata = { DEFINE_RES_MEM(AUTCPU12_SMC_BASE, SZ_16), }; static struct mtd_partition autcpu12_nand_parts[] __initdata = { {
.type = MT_DEVICE }, }; void __init sa1100_map_io(void) { iotable_init(standard_io_desc, ARRAY_SIZE(standard_io_desc)); } void __init sa1100_timer_init(void) { pxa_timer_nodt_init(IRQ_OST0, io_p2v(0x90000000)); } static struct resource irq_resource = DEFINE_RES_MEM_NAMED(0x90050000, SZ_64K, "irqs"); void __init sa1100_init_irq(void) { request_resource(&iomem_resource, &irq_resource); sa11x0_init_irq_nodt(IRQ_GPIO0_SC, irq_resource.start); sa1100_init_gpio(); sa11xx_clk_init(); } /* * Disable the memory bus request/grant signals on the SA1110 to * ensure that we don't receive spurious memory requests. We set * the MBGNT signal false to ensure the SA1111 doesn't own the