static void test_init(TestData *d) { QTestState *qs; qs = qtest_startf("-machine q35 %s %s", d->noreboot ? "" : "-global ICH9-LPC.noreboot=false", !d->args ? "" : d->args); global_qtest = qs; qtest_irq_intercept_in(qs, "ioapic"); d->bus = qpci_init_pc(qs, NULL); d->dev = qpci_device_find(d->bus, QPCI_DEVFN(0x1f, 0x00)); g_assert(d->dev != NULL); qpci_device_enable(d->dev); /* set ACPI PM I/O space base address */ qpci_config_writel(d->dev, ICH9_LPC_PMBASE, PM_IO_BASE_ADDR | 0x1); /* enable ACPI I/O */ qpci_config_writeb(d->dev, ICH9_LPC_ACPI_CTRL, 0x80); /* set Root Complex BAR */ qpci_config_writel(d->dev, ICH9_LPC_RCBA, RCBA_BASE_ADDR | 0x1); d->tco_io_bar = qpci_legacy_iomap(d->dev, PM_IO_BASE_ADDR + 0x60); }
static void *qpci_pc_iomap(QPCIBus *bus, QPCIDevice *dev, int barno) { QPCIBusPC *s = container_of(bus, QPCIBusPC, bus); static const int bar_reg_map[] = { PCI_BASE_ADDRESS_0, PCI_BASE_ADDRESS_1, PCI_BASE_ADDRESS_2, PCI_BASE_ADDRESS_3, PCI_BASE_ADDRESS_4, PCI_BASE_ADDRESS_5, }; int bar_reg; uint32_t addr; uint64_t size; uint32_t io_type; g_assert(barno >= 0 && barno <= 5); bar_reg = bar_reg_map[barno]; qpci_config_writel(dev, bar_reg, 0xFFFFFFFF); addr = qpci_config_readl(dev, bar_reg); io_type = addr & PCI_BASE_ADDRESS_SPACE; if (io_type == PCI_BASE_ADDRESS_SPACE_IO) { addr &= PCI_BASE_ADDRESS_IO_MASK; } else { addr &= PCI_BASE_ADDRESS_MEM_MASK; } size = (1ULL << ctzl(addr)); if (size == 0) { return NULL; } if (io_type == PCI_BASE_ADDRESS_SPACE_IO) { uint16_t loc; g_assert((s->pci_iohole_alloc + size) <= s->pci_iohole_size); loc = s->pci_iohole_start + s->pci_iohole_alloc; s->pci_iohole_alloc += size; qpci_config_writel(dev, bar_reg, loc | PCI_BASE_ADDRESS_SPACE_IO); return (void *)(intptr_t)loc; } else { uint64_t loc; g_assert((s->pci_hole_alloc + size) <= s->pci_hole_size); loc = s->pci_hole_start + s->pci_hole_alloc; s->pci_hole_alloc += size; qpci_config_writel(dev, bar_reg, loc); return (void *)(intptr_t)loc; } }