static void emma2rh_gpio_irq_disable(unsigned int irq) { u32 reg; irq -= EMMA2RH_GPIO_IRQ_BASE; reg = emma2rh_in32(EMMA2RH_GPIO_INT_MASK); reg &= ~(1 << irq); emma2rh_out32(EMMA2RH_GPIO_INT_MASK, reg); }
static void emma2rh_sw_irq_disable(unsigned int irq) { u32 reg; irq -= EMMA2RH_SW_IRQ_BASE; reg = emma2rh_in32(EMMA2RH_BHIF_SW_INT_EN); reg &= ~(1 << irq); emma2rh_out32(EMMA2RH_BHIF_SW_INT_EN, reg); }
void __init arch_init_irq(void) { u32 reg; /* by default, interrupts are disabled. */ emma2rh_out32(EMMA2RH_BHIF_INT_EN_0, 0); emma2rh_out32(EMMA2RH_BHIF_INT_EN_1, 0); emma2rh_out32(EMMA2RH_BHIF_INT_EN_2, 0); emma2rh_out32(EMMA2RH_BHIF_INT1_EN_0, 0); emma2rh_out32(EMMA2RH_BHIF_INT1_EN_1, 0); emma2rh_out32(EMMA2RH_BHIF_INT1_EN_2, 0); emma2rh_out32(EMMA2RH_BHIF_SW_INT_EN, 0); clear_c0_status(0xff00); set_c0_status(0x0400); #define GPIO_PCI (0xf<<15) /* setup GPIO interrupt for PCI interface */ /* direction input */ reg = emma2rh_in32(EMMA2RH_GPIO_DIR); emma2rh_out32(EMMA2RH_GPIO_DIR, reg & ~GPIO_PCI); /* disable interrupt */ reg = emma2rh_in32(EMMA2RH_GPIO_INT_MASK); emma2rh_out32(EMMA2RH_GPIO_INT_MASK, reg & ~GPIO_PCI); /* level triggerd */ reg = emma2rh_in32(EMMA2RH_GPIO_INT_MODE); emma2rh_out32(EMMA2RH_GPIO_INT_MODE, reg | GPIO_PCI); reg = emma2rh_in32(EMMA2RH_GPIO_INT_CND_A); emma2rh_out32(EMMA2RH_GPIO_INT_CND_A, reg & (~GPIO_PCI)); /* interrupt clear */ emma2rh_out32(EMMA2RH_GPIO_INT_ST, ~GPIO_PCI); /* init all controllers */ emma2rh_irq_init(); emma2rh_sw_irq_init(); emma2rh_gpio_irq_init(); mips_cpu_irq_init(); /* setup cascade interrupts */ setup_irq(EMMA2RH_IRQ_BASE + EMMA2RH_SW_CASCADE, &irq_cascade); setup_irq(EMMA2RH_IRQ_BASE + EMMA2RH_GPIO_CASCADE, &irq_cascade); setup_irq(CPU_IRQ_BASE + CPU_EMMA2RH_CASCADE, &irq_cascade); }
void ll_emma2rh_sw_irq_disable(int irq) { u32 reg; db_assert(irq >= 0); db_assert(irq < 32); reg = emma2rh_in32(EMMA2RH_BHIF_SW_INT_EN); reg &= ~(1 << irq); emma2rh_out32(EMMA2RH_BHIF_SW_INT_EN, reg); }
void ll_emma2rh_sw_irq_enable(int irq) { u32 reg; db_assert(irq >= 0); db_assert(irq < NUM_EMMA2RH_IRQ_SW); reg = emma2rh_in32(EMMA2RH_BHIF_SW_INT_EN); reg |= 1 << irq; emma2rh_out32(EMMA2RH_BHIF_SW_INT_EN, reg); }
void ll_emma2rh_gpio_irq_disable(int irq) { u32 reg; db_assert(irq >= 0); db_assert(irq < NUM_EMMA2RH_IRQ_GPIO); reg = emma2rh_in32(EMMA2RH_GPIO_INT_MASK); reg &= ~(1 << irq); emma2rh_out32(EMMA2RH_GPIO_INT_MASK, reg); }
static void emma2rh_gpio_irq_end(unsigned int irq) { u32 reg; if (!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS))) { irq -= EMMA2RH_GPIO_IRQ_BASE; reg = emma2rh_in32(EMMA2RH_GPIO_INT_MASK); reg |= 1 << irq; emma2rh_out32(EMMA2RH_GPIO_INT_MASK, reg); } }
void ll_emma2rh_irq_disable(int emma2rh_irq) { u32 reg_value; u32 reg_bitmask; u32 reg_index; reg_index = EMMA2RH_BHIF_INT_EN_0 + (EMMA2RH_BHIF_INT_EN_1 - EMMA2RH_BHIF_INT_EN_0) * (emma2rh_irq / 32); reg_value = emma2rh_in32(reg_index); reg_bitmask = 0x1 << (emma2rh_irq % 32); db_assert((reg_value & reg_bitmask) != 0); emma2rh_out32(reg_index, reg_value & ~reg_bitmask); }
static void emma2rh_irq_disable(unsigned int irq) { u32 reg_value; u32 reg_bitmask; u32 reg_index; irq -= EMMA2RH_IRQ_BASE; reg_index = EMMA2RH_BHIF_INT_EN_0 + (EMMA2RH_BHIF_INT_EN_1 - EMMA2RH_BHIF_INT_EN_0) * (irq / 32); reg_value = emma2rh_in32(reg_index); reg_bitmask = 0x1 << (irq % 32); emma2rh_out32(reg_index, reg_value & ~reg_bitmask); }
void markeins_led(const char *str) { int i; int len = strlen(str); markeins_led_clear(); if (len > 8) len = 8; if (emma2rh_in32(0xb0000800) & (0x1 << 18)) for (i = 0; i < len; i++) emma2rh_out8(LED_BASE + i, str[i]); else for (i = 0; i < len; i++) emma2rh_out8(LED_BASE + (i & 4) + (3 - (i & 3)), str[i]); }
/* * the first level int-handler will jump here if it is a emma2rh irq */ asmlinkage void emma2rh_irq_dispatch(struct pt_regs *regs) { u32 intStatus; u32 bitmask; u32 i; intStatus = emma2rh_in32(EMMA2RH_BHIF_INT_ST_0) & emma2rh_in32(EMMA2RH_BHIF_INT_EN_0); #ifdef EMMA2RH_SW_CASCADE if (intStatus & (1 << ((EMMA2RH_SW_CASCADE - EMMA2RH_IRQ_INT0) & (32 - 1)))) { u32 swIntStatus; swIntStatus = emma2rh_in32(EMMA2RH_BHIF_SW_INT) & emma2rh_in32(EMMA2RH_BHIF_SW_INT_EN); for (i = 0, bitmask = 1; i < 32; i++, bitmask <<= 1) { if (swIntStatus & bitmask) { do_IRQ(EMMA2RH_SW_IRQ_BASE + i, regs); return; } } } #endif for (i = 0, bitmask = 1; i < 32; i++, bitmask <<= 1) { if (intStatus & bitmask) { do_IRQ(EMMA2RH_IRQ_BASE + i, regs); return; } } intStatus = emma2rh_in32(EMMA2RH_BHIF_INT_ST_1) & emma2rh_in32(EMMA2RH_BHIF_INT_EN_1); #ifdef EMMA2RH_GPIO_CASCADE if (intStatus & (1 << ((EMMA2RH_GPIO_CASCADE - EMMA2RH_IRQ_INT0) & (32 - 1)))) { u32 gpioIntStatus; gpioIntStatus = emma2rh_in32(EMMA2RH_GPIO_INT_ST) & emma2rh_in32(EMMA2RH_GPIO_INT_MASK); for (i = 0, bitmask = 1; i < 32; i++, bitmask <<= 1) { if (gpioIntStatus & bitmask) { do_IRQ(EMMA2RH_GPIO_IRQ_BASE + i, regs); return; } } } #endif for (i = 32, bitmask = 1; i < 64; i++, bitmask <<= 1) { if (intStatus & bitmask) { do_IRQ(EMMA2RH_IRQ_BASE + i, regs); return; } } intStatus = emma2rh_in32(EMMA2RH_BHIF_INT_ST_2) & emma2rh_in32(EMMA2RH_BHIF_INT_EN_2); for (i = 64, bitmask = 1; i < 96; i++, bitmask <<= 1) { if (intStatus & bitmask) { do_IRQ(EMMA2RH_IRQ_BASE + i, regs); return; } } }
/* * the first level int-handler will jump here if it is a emma2rh irq */ void emma2rh_irq_dispatch(void) { u32 intStatus; u32 bitmask; u32 i; intStatus = emma2rh_in32(EMMA2RH_BHIF_INT_ST_0) & emma2rh_in32(EMMA2RH_BHIF_INT_EN_0); #ifdef EMMA2RH_SW_CASCADE if (intStatus & (1UL << EMMA2RH_SW_CASCADE)) { u32 swIntStatus; swIntStatus = emma2rh_in32(EMMA2RH_BHIF_SW_INT) & emma2rh_in32(EMMA2RH_BHIF_SW_INT_EN); for (i = 0, bitmask = 1; i < 32; i++, bitmask <<= 1) { if (swIntStatus & bitmask) { do_IRQ(EMMA2RH_SW_IRQ_BASE + i); return; } } } /* Skip S/W interrupt */ intStatus &= ~(1UL << EMMA2RH_SW_CASCADE); #endif for (i = 0, bitmask = 1; i < 32; i++, bitmask <<= 1) { if (intStatus & bitmask) { do_IRQ(EMMA2RH_IRQ_BASE + i); return; } } intStatus = emma2rh_in32(EMMA2RH_BHIF_INT_ST_1) & emma2rh_in32(EMMA2RH_BHIF_INT_EN_1); #ifdef EMMA2RH_GPIO_CASCADE if (intStatus & (1UL << (EMMA2RH_GPIO_CASCADE % 32))) { u32 gpioIntStatus; gpioIntStatus = emma2rh_in32(EMMA2RH_GPIO_INT_ST) & emma2rh_in32(EMMA2RH_GPIO_INT_MASK); for (i = 0, bitmask = 1; i < 32; i++, bitmask <<= 1) { if (gpioIntStatus & bitmask) { do_IRQ(EMMA2RH_GPIO_IRQ_BASE + i); return; } } } /* Skip GPIO interrupt */ intStatus &= ~(1UL << (EMMA2RH_GPIO_CASCADE % 32)); #endif for (i = 32, bitmask = 1; i < 64; i++, bitmask <<= 1) { if (intStatus & bitmask) { do_IRQ(EMMA2RH_IRQ_BASE + i); return; } } intStatus = emma2rh_in32(EMMA2RH_BHIF_INT_ST_2) & emma2rh_in32(EMMA2RH_BHIF_INT_EN_2); for (i = 64, bitmask = 1; i < 96; i++, bitmask <<= 1) { if (intStatus & bitmask) { do_IRQ(EMMA2RH_IRQ_BASE + i); return; } } }