static WRITE_HANDLER(s67s_cmd_w) {
if (s67slocals.brdData.subType) { // don't use sound dips
data &= 0x7f;
} else {
data = (data & 0x1f) | (core_getDip(0)<<5);
}
pia_set_input_b(S67S_PIA0, data);
if (s67slocals.brdData.subType) {
pia_set_input_cb1(S67S_PIA0, !((data & 0x7f) == 0x7f));
} else {
pia_set_input_cb1(S67S_PIA0, !((data & 0x1f) == 0x1f));
}
}
static void apple1_dsp_ready_start(int dummy)
{
/* When the display asserts \RDA to signal it is ready, it
triggers a 74123 one-shot to send a 3.5-usec low pulse to PIA
input CB1. The end of this pulse will tell the PIA that the
display is ready for another write. */
pia_set_input_cb1(0, 0);
timer_set(TIME_IN_USEC(3.5), 0, apple1_dsp_ready_end);
}
static void s11_irqline(int state) {
if (state) {
cpu_set_irq_line(0, M6808_IRQ_LINE, ASSERT_LINE);
/*Set coin door inputs, differs between S11 & DE*/
if (locals.deGame) {
pia_set_input_ca1(S11_PIA2, !core_getSw(DE_SWADVANCE));
pia_set_input_cb1(S11_PIA2, core_getSw(DE_SWUPDN));
}
else {
pia_set_input_ca1(S11_PIA2, core_getSw(S11_SWADVANCE));
pia_set_input_cb1(S11_PIA2, core_getSw(S11_SWUPDN));
}
}
else if (!locals.piaIrq) {
cpu_set_irq_line(0, M6808_IRQ_LINE, CLEAR_LINE);
pia_set_input_ca1(S11_PIA2, locals.deGame);
pia_set_input_cb1(S11_PIA2, locals.deGame);
}
}
static SWITCH_UPDATE(allied) {
if (inports) {
CORE_SETKEYSW(inports[CORE_COREINPORT] & 0x80, 0x80, 4);
CORE_SETKEYSW(inports[CORE_COREINPORT] >> 8, 0x1f, 5);
}
locals.test = (coreGlobals.swMatrix[5] & 0x10) ? 0 : 1;
// J2-W (credit)
pia_set_input_cb1(ALI_IC4, (coreGlobals.swMatrix[4] & 0x80) ? 0 : 1);
// J2-20/X (coin 3)
locals.coin[0] = (coreGlobals.swMatrix[5] & 0x02) ? 0 : 1;
pia_set_input_ca1(ALI_IC8, locals.coin[0]);
// J2-21/Y (coin 2)
locals.coin[1] = (coreGlobals.swMatrix[5] & 0x04) ? 0 : 1;
pia_set_input_cb1(ALI_IC8, locals.coin[1]);
// J2-22/Z (coin 1)
locals.coin[2] = (coreGlobals.swMatrix[5] & 0x08) ? 0 : 1;
pia_set_input_ca2(ALI_IC8, locals.coin[2]);
// J1-16 / J2-b (slam)
locals.slam = (coreGlobals.swMatrix[5] & 0x01) ? 0 : 1;
pia_set_input_cb1(ALI_IC7, locals.slam);
pia_set_input_cb2(ALI_IC8, locals.slam);
}
static void nuova_5220Irq(int state) { pia_set_input_cb1(2, !state); }
void pia_8_cb1_w (int offset, int data) { pia_set_input_cb1 (7, data); }
void pia_7_cb1_w (int offset, int data) { pia_set_input_cb1 (6, data); }
void pia_6_cb1_w (int offset, int data) { pia_set_input_cb1 (5, data); }
void pia_5_cb1_w (int offset, int data) { pia_set_input_cb1 (4, data); }
void pia_4_cb1_w (int offset, int data) { pia_set_input_cb1 (3, data); }
void pia_3_cb1_w (int offset, int data) { pia_set_input_cb1 (2, data); }
void pia_2_cb1_w (int offset, int data) { pia_set_input_cb1 (1, data); }
void pia_1_cb1_w (int offset, int data) { pia_set_input_cb1 (0, data); }
int pia_read (int which, int offset)
{
struct pia6821 *p = pia + which;
int val = 0;
switch (pia_offsets[offset & 7])
{
/******************* port A output/DDR read *******************/
case 0:
/* read output register */
if (OUTPUT_SELECTED (p->ctl_a))
{
/* update the input */
if (p->in_a_func) p->in_a = p->in_a_func (0);
/* combine input and output values */
val = (p->out_a & p->ddr_a) + (p->in_a & ~p->ddr_a);
/* IRQ flags implicitly cleared by a read */
p->irq_a1 = p->irq_a2 = 0;
/* CA2 is configured as output and in read strobe mode */
if (C2_OUTPUT (p->ctl_a) && C2_STROBE_MODE (p->ctl_a))
{
/* this will cause a transition low; call the output function if we're currently high */
if (p->out_ca2)
if (p->out_ca2_func) p->out_ca2_func (0, 0);
p->out_ca2 = 0;
/* if the CA2 strobe is cleared by the E, reset it right away */
if (STROBE_E_RESET (p->ctl_a))
{
if (p->out_ca2_func) p->out_ca2_func (0, 1);
p->out_ca2 = 1;
}
}
}
/* read DDR register */
else
val = p->ddr_a;
break;
/******************* port B output/DDR read *******************/
case 1:
/* read output register */
if (OUTPUT_SELECTED (p->ctl_b))
{
/* update the input */
if (p->in_b_func) p->in_b = p->in_b_func (0);
/* combine input and output values */
val = (p->out_b & p->ddr_b) + (p->in_b & ~p->ddr_b);
/* IRQ flags implicitly cleared by a read */
p->irq_b1 = p->irq_b2 = 0;
}
/* read DDR register */
else
val = p->ddr_b;
break;
/******************* port A control read *******************/
case 2:
/* Update CA1 & CA2 if callback exists, these in turn may update IRQ's */
if (p->in_ca1_func) pia_set_input_ca1(which, p->in_ca1_func (0));
if (p->in_ca2_func) pia_set_input_ca2(which, p->in_ca2_func (0));
/* read control register */
val = p->ctl_a;
/* set the IRQ flags if we have pending IRQs */
if (p->irq_a1) val |= PIA_IRQ1;
if (p->irq_a2 && C2_INPUT (p->ctl_a)) val |= PIA_IRQ2;
break;
/******************* port B control read *******************/
case 3:
/* Update CB1 & CB2 if callback exists, these in turn may update IRQ's */
if (p->in_cb1_func) pia_set_input_cb1(which, p->in_cb1_func (0));
if (p->in_cb2_func) pia_set_input_cb2(which, p->in_cb2_func (0));
/* read control register */
val = p->ctl_b;
/* set the IRQ flags if we have pending IRQs */
if (p->irq_b1) val |= PIA_IRQ1;
if (p->irq_b2 && C2_INPUT (p->ctl_b)) val |= PIA_IRQ2;
break;
}
return val;
}
int pia_read(int which, int offset)
{
struct pia6821 *p = pia + which;
int val = 0;
/* adjust offset for 16-bit and ordering */
offset &= 3;
if (p->addr & PIA_ALTERNATE_ORDERING) offset = swizzle_address[offset];
switch (offset)
{
/******************* port A output/DDR read *******************/
case PIA_DDRA:
/* read output register */
if (OUTPUT_SELECTED(p->ctl_a))
{
/* update the input */
if ((FPTR)(p->intf->in_a_func) > 0x100)
p->in_a = p->intf->in_a_func(0);
#ifdef MAME_DEBUG
else if ((p->ddr_a ^ 0xff) && !(p->in_set & PIA_IN_SET_A)) {
logerror("PIA%d: Warning! no port A read handler. Assuming pins %02x not connected\n",
which, p->ddr_a ^ 0xff);
p->in_set |= PIA_IN_SET_A; // disable logging
}
#endif // MAME_DEBUG
/* combine input and output values */
val = (p->out_a & p->ddr_a) + (p->in_a & ~p->ddr_a);
/* IRQ flags implicitly cleared by a read */
p->irq_a1 = p->irq_a2 = 0;
update_6821_interrupts(p);
/* CA2 is configured as output and in read strobe mode */
if (C2_OUTPUT(p->ctl_a) && C2_STROBE_MODE(p->ctl_a))
{
/* this will cause a transition low; call the output function if we're currently high */
if (p->out_ca2)
if (p->intf->out_ca2_func) p->intf->out_ca2_func(0, 0);
p->out_ca2 = 0;
/* if the CA2 strobe is cleared by the E, reset it right away */
if (STROBE_E_RESET(p->ctl_a))
{
if (p->intf->out_ca2_func) p->intf->out_ca2_func(0, 1);
p->out_ca2 = 1;
}
}
LOG(("%04x: PIA%d read port A = %02X\n", activecpu_get_previouspc(), which, val));
}
/* read DDR register */
else
{
val = p->ddr_a;
LOG(("%04x: PIA%d read DDR A = %02X\n", activecpu_get_previouspc(), which, val));
}
break;
/******************* port B output/DDR read *******************/
case PIA_DDRB:
/* read output register */
if (OUTPUT_SELECTED(p->ctl_b))
{
/* update the input */
if ((FPTR)(p->intf->in_b_func) > 0x100)
p->in_b = p->intf->in_b_func(0);
#ifdef MAME_DEBUG
else if ((p->ddr_b ^ 0xff) && !(p->in_set & PIA_IN_SET_B)) {
logerror("PIA%d: Error! no port B read handler. Three-state pins %02x are undefined\n",
which, p->ddr_b ^ 0xff);
p->in_set |= PIA_IN_SET_B; // disable logging
}
#endif // MAME_DEBUG
/* combine input and output values */
val = (p->out_b & p->ddr_b) + (p->in_b & ~p->ddr_b);
/* IRQ flags implicitly cleared by a read */
p->irq_b1 = p->irq_b2 = 0;
update_6821_interrupts(p);
LOG(("%04x: PIA%d read port B = %02X\n", activecpu_get_previouspc(), which, val));
}
/* read DDR register */
else
{
val = p->ddr_b;
LOG(("%04x: PIA%d read DDR B = %02X\n", activecpu_get_previouspc(), which, val));
}
break;
/******************* port A control read *******************/
case PIA_CTLA:
/* Update CA1 & CA2 if callback exists, these in turn may update IRQ's */
if ((FPTR)(p->intf->in_ca1_func) > 0x100)
pia_set_input_ca1(which, p->intf->in_ca1_func(0));
#ifdef MAME_DEBUG
else if (!(p->in_set & PIA_IN_SET_CA1)) {
logerror("PIA%d: Warning! no CA1 read handler. Assuming pin not connected\n",which);
p->in_set |= PIA_IN_SET_CA1; // disable logging
}
#endif // MAME_DEBUG
if ((FPTR)(p->intf->in_ca2_func) > 0x100)
pia_set_input_ca2(which, p->intf->in_ca2_func(0));
#ifdef MAME_DEBUG
else if (C2_INPUT(p->ctl_a) && !(p->in_set & PIA_IN_SET_CA2)) {
logerror("PIA%d: Warning! no CA2 read handler. Assuming pin not connected\n",which);
p->in_set |= PIA_IN_SET_CA2; // disable logging
}
#endif // MAME_DEBUG
/* read control register */
val = p->ctl_a;
/* set the IRQ flags if we have pending IRQs */
if (p->irq_a1) val |= PIA_IRQ1;
if (p->irq_a2 && C2_INPUT(p->ctl_a)) val |= PIA_IRQ2;
LOG(("%04x: PIA%d read control A = %02X\n", activecpu_get_previouspc(), which, val));
break;
/******************* port B control read *******************/
case PIA_CTLB:
/* Update CB1 & CB2 if callback exists, these in turn may update IRQ's */
if ((FPTR)(p->intf->in_cb1_func) > 0x100)
pia_set_input_cb1(which, p->intf->in_cb1_func(0));
#ifdef MAME_DEBUG
else if (!(p->in_set & PIA_IN_SET_CB1)) {
logerror("PIA%d: Error! no CB1 read handler. Three-state pin is undefined\n",which);
p->in_set |= PIA_IN_SET_CB1; // disable logging
}
#endif // MAME_DEBUG
if ((FPTR)(p->intf->in_cb2_func) > 0x100)
pia_set_input_cb2(which, p->intf->in_cb2_func(0));
#ifdef MAME_DEBUG
else if (C2_INPUT(p->ctl_b) && !(p->in_set & PIA_IN_SET_CB2)) {
logerror("PIA%d: Error! no CB2 read handler. Three-state pin is undefined\n",which);
p->in_set |= PIA_IN_SET_CB2; // disable logging
}
#endif // MAME_DEBUG
/* read control register */
val = p->ctl_b;
/* set the IRQ flags if we have pending IRQs */
if (p->irq_b1) val |= PIA_IRQ1;
if (p->irq_b2 && C2_INPUT(p->ctl_b)) val |= PIA_IRQ2;
LOG(("%04x: PIA%d read control B = %02X\n", activecpu_get_previouspc(), which, val));
break;
}
return val;
}
static void apple1_dsp_ready_end(int dummy)
{
/* The one-shot pulse has ended; return CB1 to high, so we can do
another display write. */
pia_set_input_cb1(0, 1);
}