int sti_mixer_set_plane_depth(struct sti_mixer *mixer, struct sti_plane *plane) { int plane_id, depth = plane->drm_plane.state->normalized_zpos; unsigned int i; u32 mask, val; switch (plane->desc) { case STI_GDP_0: plane_id = GAM_DEPTH_GDP0_ID; break; case STI_GDP_1: plane_id = GAM_DEPTH_GDP1_ID; break; case STI_GDP_2: plane_id = GAM_DEPTH_GDP2_ID; break; case STI_GDP_3: plane_id = GAM_DEPTH_GDP3_ID; break; case STI_HQVDP_0: plane_id = GAM_DEPTH_VID0_ID; break; case STI_CURSOR: /* no need to set depth for cursor */ return 0; default: DRM_ERROR("Unknown plane %d\n", plane->desc); return 1; } /* Search if a previous depth was already assigned to the plane */ val = sti_mixer_reg_read(mixer, GAM_MIXER_CRB); for (i = 0; i < GAM_MIXER_NB_DEPTH_LEVEL; i++) { mask = GAM_DEPTH_MASK_ID << (3 * i); if ((val & mask) == plane_id << (3 * i)) break; } mask |= GAM_DEPTH_MASK_ID << (3 * depth); plane_id = plane_id << (3 * depth); DRM_DEBUG_DRIVER("%s %s depth=%d\n", sti_mixer_to_str(mixer), sti_plane_to_str(plane), depth); dev_dbg(mixer->dev, "GAM_MIXER_CRB val 0x%x mask 0x%x\n", plane_id, mask); val &= ~mask; val |= plane_id; sti_mixer_reg_write(mixer, GAM_MIXER_CRB, val); dev_dbg(mixer->dev, "Read GAM_MIXER_CRB 0x%x\n", sti_mixer_reg_read(mixer, GAM_MIXER_CRB)); return 0; }
int sti_mixer_set_layer_depth(struct sti_mixer *mixer, struct sti_layer *layer) { int layer_id = 0, depth = layer->zorder; u32 mask, val; if (depth >= GAM_MIXER_NB_DEPTH_LEVEL) return 1; switch (layer->desc) { case STI_GDP_0: layer_id = GAM_DEPTH_GDP0_ID; break; case STI_GDP_1: layer_id = GAM_DEPTH_GDP1_ID; break; case STI_GDP_2: layer_id = GAM_DEPTH_GDP2_ID; break; case STI_GDP_3: layer_id = GAM_DEPTH_GDP3_ID; break; case STI_VID_0: layer_id = GAM_DEPTH_VID0_ID; break; case STI_VID_1: layer_id = GAM_DEPTH_VID1_ID; break; default: DRM_ERROR("Unknown layer %d\n", layer->desc); return 1; } mask = GAM_DEPTH_MASK_ID << (3 * depth); layer_id = layer_id << (3 * depth); DRM_DEBUG_DRIVER("%s %s depth=%d\n", sti_mixer_to_str(mixer), sti_layer_to_str(layer), depth); dev_dbg(mixer->dev, "GAM_MIXER_CRB val 0x%x mask 0x%x\n", layer_id, mask); val = sti_mixer_reg_read(mixer, GAM_MIXER_CRB); val &= ~mask; val |= layer_id; sti_mixer_reg_write(mixer, GAM_MIXER_CRB, val); dev_dbg(mixer->dev, "Read GAM_MIXER_CRB 0x%x\n", sti_mixer_reg_read(mixer, GAM_MIXER_CRB)); return 0; }
void sti_mixer_set_background_status(struct sti_mixer *mixer, bool enable) { u32 val = sti_mixer_reg_read(mixer, GAM_MIXER_CTL); val &= ~GAM_CTL_BACK_MASK; val |= enable; sti_mixer_reg_write(mixer, GAM_MIXER_CTL, val); }
static int mixer_dbg_show(struct seq_file *s, void *arg) { struct drm_info_node *node = s->private; struct sti_mixer *mixer = (struct sti_mixer *)node->info_ent->data; seq_printf(s, "%s: (vaddr = 0x%p)", sti_mixer_to_str(mixer), mixer->regs); DBGFS_DUMP(GAM_MIXER_CTL); mixer_dbg_ctl(s, sti_mixer_reg_read(mixer, GAM_MIXER_CTL)); DBGFS_DUMP(GAM_MIXER_BKC); DBGFS_DUMP(GAM_MIXER_BCO); DBGFS_DUMP(GAM_MIXER_BCS); DBGFS_DUMP(GAM_MIXER_AVO); DBGFS_DUMP(GAM_MIXER_AVS); DBGFS_DUMP(GAM_MIXER_CRB); mixer_dbg_crb(s, sti_mixer_reg_read(mixer, GAM_MIXER_CRB)); DBGFS_DUMP(GAM_MIXER_ACT); DBGFS_DUMP(GAM_MIXER_MBP); DBGFS_DUMP(GAM_MIXER_MX0); mixer_dbg_mxn(s, mixer->regs + GAM_MIXER_MX0); seq_putc(s, '\n'); return 0; }
int sti_mixer_set_layer_status(struct sti_mixer *mixer, struct sti_layer *layer, bool status) { u32 mask, val; DRM_DEBUG_DRIVER("%s %s %s\n", status ? "enable" : "disable", sti_mixer_to_str(mixer), sti_layer_to_str(layer)); mask = sti_mixer_get_layer_mask(layer); if (!mask) { DRM_ERROR("Can not find layer mask\n"); return -EINVAL; } val = sti_mixer_reg_read(mixer, GAM_MIXER_CTL); val &= ~mask; val |= status ? mask : 0; sti_mixer_reg_write(mixer, GAM_MIXER_CTL, val); return 0; }