static bool lpass_cpu_regmap_writeable(struct device *dev, unsigned int reg) { int i; for (i = 0; i < LPAIF_I2S_PORT_NUM; ++i) if (reg == LPAIF_I2SCTL_REG(i)) return true; for (i = 0; i < LPAIF_IRQ_PORT_NUM; ++i) { if (reg == LPAIF_IRQEN_REG(i)) return true; if (reg == LPAIF_IRQCLEAR_REG(i)) return true; } for (i = 0; i < LPAIF_RDMA_CHAN_NUM; ++i) { if (reg == LPAIF_RDMACTL_REG(i)) return true; if (reg == LPAIF_RDMABASE_REG(i)) return true; if (reg == LPAIF_RDMABUFF_REG(i)) return true; if (reg == LPAIF_RDMAPER_REG(i)) return true; } return false; }
static bool lpass_cpu_regmap_writeable(struct device *dev, unsigned int reg) { struct lpass_data *drvdata = dev_get_drvdata(dev); struct lpass_variant *v = drvdata->variant; int i; for (i = 0; i < v->i2s_ports; ++i) if (reg == LPAIF_I2SCTL_REG(v, i)) return true; for (i = 0; i < v->irq_ports; ++i) { if (reg == LPAIF_IRQEN_REG(v, i)) return true; if (reg == LPAIF_IRQCLEAR_REG(v, i)) return true; } for (i = 0; i < v->rdma_channels; ++i) { if (reg == LPAIF_RDMACTL_REG(v, i)) return true; if (reg == LPAIF_RDMABASE_REG(v, i)) return true; if (reg == LPAIF_RDMABUFF_REG(v, i)) return true; if (reg == LPAIF_RDMAPER_REG(v, i)) return true; } return false; }
static irqreturn_t lpass_platform_lpaif_irq(int irq, void *data) { struct snd_pcm_substream *substream = data; struct snd_soc_pcm_runtime *soc_runtime = substream->private_data; struct lpass_data *drvdata = snd_soc_platform_get_drvdata(soc_runtime->platform); unsigned int interrupts; irqreturn_t ret = IRQ_NONE; int rv; rv = regmap_read(drvdata->lpaif_map, LPAIF_IRQSTAT_REG(LPAIF_IRQ_PORT_HOST), &interrupts); if (rv) { dev_err(soc_runtime->dev, "%s() error reading from irqstat reg: %d\n", __func__, rv); return IRQ_NONE; } interrupts &= LPAIF_IRQ_ALL(LPAIF_RDMA_CHAN_MI2S); if (interrupts & LPAIF_IRQ_PER(LPAIF_RDMA_CHAN_MI2S)) { rv = regmap_write(drvdata->lpaif_map, LPAIF_IRQCLEAR_REG(LPAIF_IRQ_PORT_HOST), LPAIF_IRQ_PER(LPAIF_RDMA_CHAN_MI2S)); if (rv) { dev_err(soc_runtime->dev, "%s() error writing to irqclear reg: %d\n", __func__, rv); return IRQ_NONE; } snd_pcm_period_elapsed(substream); ret = IRQ_HANDLED; } if (interrupts & LPAIF_IRQ_XRUN(LPAIF_RDMA_CHAN_MI2S)) { rv = regmap_write(drvdata->lpaif_map, LPAIF_IRQCLEAR_REG(LPAIF_IRQ_PORT_HOST), LPAIF_IRQ_XRUN(LPAIF_RDMA_CHAN_MI2S)); if (rv) { dev_err(soc_runtime->dev, "%s() error writing to irqclear reg: %d\n", __func__, rv); return IRQ_NONE; } dev_warn(soc_runtime->dev, "%s() xrun warning\n", __func__); snd_pcm_stop(substream, SNDRV_PCM_STATE_XRUN); ret = IRQ_HANDLED; } if (interrupts & LPAIF_IRQ_ERR(LPAIF_RDMA_CHAN_MI2S)) { rv = regmap_write(drvdata->lpaif_map, LPAIF_IRQCLEAR_REG(LPAIF_IRQ_PORT_HOST), LPAIF_IRQ_ERR(LPAIF_RDMA_CHAN_MI2S)); if (rv) { dev_err(soc_runtime->dev, "%s() error writing to irqclear reg: %d\n", __func__, rv); return IRQ_NONE; } dev_err(soc_runtime->dev, "%s() bus access error\n", __func__); snd_pcm_stop(substream, SNDRV_PCM_STATE_DISCONNECTED); ret = IRQ_HANDLED; } return ret; }
static int lpass_platform_pcmops_trigger(struct snd_pcm_substream *substream, int cmd) { struct snd_soc_pcm_runtime *soc_runtime = substream->private_data; struct lpass_data *drvdata = snd_soc_platform_get_drvdata(soc_runtime->platform); int ret; switch (cmd) { case SNDRV_PCM_TRIGGER_START: case SNDRV_PCM_TRIGGER_RESUME: case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: /* clear status before enabling interrupts */ ret = regmap_write(drvdata->lpaif_map, LPAIF_IRQCLEAR_REG(LPAIF_IRQ_PORT_HOST), LPAIF_IRQ_ALL(LPAIF_RDMA_CHAN_MI2S)); if (ret) { dev_err(soc_runtime->dev, "%s() error writing to irqclear reg: %d\n", __func__, ret); return ret; } ret = regmap_update_bits(drvdata->lpaif_map, LPAIF_IRQEN_REG(LPAIF_IRQ_PORT_HOST), LPAIF_IRQ_ALL(LPAIF_RDMA_CHAN_MI2S), LPAIF_IRQ_ALL(LPAIF_RDMA_CHAN_MI2S)); if (ret) { dev_err(soc_runtime->dev, "%s() error writing to irqen reg: %d\n", __func__, ret); return ret; } ret = regmap_update_bits(drvdata->lpaif_map, LPAIF_RDMACTL_REG(LPAIF_RDMA_CHAN_MI2S), LPAIF_RDMACTL_ENABLE_MASK, LPAIF_RDMACTL_ENABLE_ON); if (ret) { dev_err(soc_runtime->dev, "%s() error writing to rdmactl reg: %d\n", __func__, ret); return ret; } break; case SNDRV_PCM_TRIGGER_STOP: case SNDRV_PCM_TRIGGER_SUSPEND: case SNDRV_PCM_TRIGGER_PAUSE_PUSH: ret = regmap_update_bits(drvdata->lpaif_map, LPAIF_RDMACTL_REG(LPAIF_RDMA_CHAN_MI2S), LPAIF_RDMACTL_ENABLE_MASK, LPAIF_RDMACTL_ENABLE_OFF); if (ret) { dev_err(soc_runtime->dev, "%s() error writing to rdmactl reg: %d\n", __func__, ret); return ret; } ret = regmap_update_bits(drvdata->lpaif_map, LPAIF_IRQEN_REG(LPAIF_IRQ_PORT_HOST), LPAIF_IRQ_ALL(LPAIF_RDMA_CHAN_MI2S), 0); if (ret) { dev_err(soc_runtime->dev, "%s() error writing to irqen reg: %d\n", __func__, ret); return ret; } break; } return 0; }