static void dev_enable_snoop_and_pm(device_t dev, int iosf_reg) { struct reg_script ops[] = { REG_IOSF_RMW(IOSF_PORT_LPSS, iosf_reg, ~(LPSS_CTL_SNOOP | LPSS_CTL_NOSNOOP), LPSS_CTL_SNOOP | LPSS_CTL_PM_CAP_PRSNT), REG_SCRIPT_END, }; reg_script_run_on_dev(dev, ops); }
/* RP Control */ REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa024, 0x00000592), /* Enable PM Interrupts */ REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x44024, 0x03000000), REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x4402c, 0x03000076), REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa168, 0x0000007e), /* Aggressive Clock Gating */ REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9400, 0), REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9404, 0), REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9408, 0), REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x940c, 0), /* Enable Gfx Turbo. */ REG_IOSF_RMW(IOSF_PORT_PMC, SB_BIOS_CONFIG, ~SB_BIOS_CONFIG_GFX_TURBO_DIS, 0), REG_SCRIPT_END }; static const struct reg_script gpu_pre_vbios_script[] = { /* Make sure GFX is bus master with MMIO access */ REG_PCI_OR32(PCI_COMMAND, PCI_COMMAND_MASTER|PCI_COMMAND_MEMORY), /* Display */ REG_IOSF_WRITE(IOSF_PORT_PMC, PUNIT_PWRGT_CONTROL, 0xc0), REG_IOSF_POLL(IOSF_PORT_PMC, PUNIT_PWRGT_STATUS, 0xc0, 0xc0, GFX_TIMEOUT), /* Tx/Rx Lanes */ REG_IOSF_WRITE(IOSF_PORT_PMC, PUNIT_PWRGT_CONTROL, 0xfff0c0), REG_IOSF_POLL(IOSF_PORT_PMC, PUNIT_PWRGT_STATUS, 0xfff0c0, 0xfff0c0, GFX_TIMEOUT), /* Common Lane */
#include <baytrail/pmc.h> #include <baytrail/ramstage.h> #include <baytrail/ehci.h> #include "chip.h" static const struct reg_script ehci_init_script[] = { /* Enable S0 PLL shutdown * D29:F0:7A[12,10,7,6,4,3,2,1]=11111111b */ REG_PCI_OR16(0x7a, 0x14de), /* Enable SB local clock gating * D29:F0:7C[14,3,2]=111b (14 set in clock gating step) */ REG_PCI_OR32(0x7c, 0x0000000c), REG_PCI_OR32(0x8c, 0x00000001), /* Enable dynamic clock gating 0x4001=0xCE */ REG_IOSF_RMW(IOSF_PORT_USBPHY, 0x4001, 0xFFFFFF00, 0xCE), /* Magic RCBA register set sequence */ /* RCBA + 0x200=0x1 */ REG_MMIO_WRITE32(RCBA_BASE_ADDRESS + 0x200, 0x00000001), /* RCBA + 0x204=0x2 */ REG_MMIO_WRITE32(RCBA_BASE_ADDRESS + 0x204, 0x00000002), /* RCBA + 0x208=0x0 */ REG_MMIO_WRITE32(RCBA_BASE_ADDRESS + 0x208, 0x00000000), /* RCBA + 0x240[4,3,2,1,0]=00000b */ REG_MMIO_RMW32(RCBA_BASE_ADDRESS + 0x240, ~0x0000001f, 0), /* RCBA + 0x318[9,8,6,5,4,3,2,1,0]=000000111b */ REG_MMIO_RMW32(RCBA_BASE_ADDRESS + 0x318, ~0x00000378, 0x00000007), /* RCBA + 0x31c[3,2,1,0]=0011b */ REG_MMIO_RMW32(RCBA_BASE_ADDRESS + 0x31c, ~0x0000000c, 0x00000003), REG_SCRIPT_END };
#include <soc/nvs.h> #include <soc/ramstage.h> static const struct reg_script scc_start_dll[] = { /* Configure master DLL. */ REG_IOSF_WRITE(IOSF_PORT_SCORE, 0x4964, 0x00078000), /* Configure Swing,FSM for Master DLL */ REG_IOSF_WRITE(IOSF_PORT_SCORE, 0x4970, 0x00000133), /* Run+Local Reset on Master DLL */ REG_IOSF_WRITE(IOSF_PORT_SCORE, 0x4970, 0x00001933), REG_SCRIPT_END, }; static const struct reg_script scc_after_dll[] = { /* Configure Write Path */ REG_IOSF_RMW(IOSF_PORT_SCORE, 0x4954, ~0x7fff, 0x35ad), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x4958, ~0x7fff, 0x35ad), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x495c, ~0x7fff, 0x35ad), /* Configure Read Path */ REG_IOSF_RMW(IOSF_PORT_SCORE, 0x43e4, ~0x7fff, 0x35ad), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x4324, ~0x7fff, 0x35ad), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x42b4, ~0x7fff, 0x35ad), /* eMMC 4.5 TX and RX DLL */ REG_IOSF_RMW(IOSF_PORT_SCORE, 0x49a4, ~0x1f001f, 0xa000d), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x49a8, ~0x1f001f, 0xd000d), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x49ac, ~0x1f001f, 0xd000d), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x49b0, ~0x1f001f, 0xd000d), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x49b4, ~0x1f001f, 0xd000d), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x49b8, ~0x1, 0x0), /* cfio_regs_mmc1_ELECTRICAL.nslew/pslew */ REG_IOSF_RMW(IOSF_PORT_SCORE, 0x48c0, ~0x3c, 0x0),
#include <soc/iosf.h> #include <soc/nvs.h> #include <soc/pci_devs.h> #include <soc/ramstage.h> #include "chip.h" static const struct reg_script emmc_ops[] = { /* Enable 2ms card stable feature. */ REG_PCI_OR32(0xa8, (1 << 24)), /* Enable HS200 */ REG_PCI_WRITE32(0xa0, 0x446cc801), REG_PCI_WRITE32(0xa4, 0x80000807), /* cfio_regs_score_special_bits.sdio1_dummy_loopback_en=1 */ REG_IOSF_OR(IOSF_PORT_SCORE, 0x49c0, (1 << 3)), /* CLKGATE_EN_1 . cr_scc_mipihsi_clkgate_en = 1 */ REG_IOSF_RMW(IOSF_PORT_CCU, 0x1c, ~(3 << 26), (1 << 26)), /* Set slew for HS200 */ REG_IOSF_RMW(IOSF_PORT_SCORE, 0x48c0, ~0x3c, 0x3c), REG_IOSF_RMW(IOSF_PORT_SCORE, 0x48c4, ~0x3c, 0x3c), /* Max timeout */ REG_RES_WRITE8(PCI_BASE_ADDRESS_0, 0x002e, 0x0e), REG_SCRIPT_END, }; static void emmc_init(device_t dev) { struct soc_intel_baytrail_config *config = dev->chip_info; printk(BIOS_DEBUG, "eMMC init\n"); reg_script_run_on_dev(dev, emmc_ops);
#include <device/pci_ids.h> #include <stdint.h> #include <reg_script.h> #include <baytrail/iomap.h> #include <baytrail/iosf.h> #include <baytrail/pci_devs.h> #include <baytrail/pmc.h> #include <baytrail/ramstage.h> #include <baytrail/xhci.h> #include "chip.h" struct reg_script usb3_phy_script[] = { /* USB3PHYInit() */ REG_IOSF_RMW(IOSF_PORT_USHPHY, USHPHY_CDN_PLL_CONTROL, ~0x00700000, 0x00500000), REG_IOSF_RMW(IOSF_PORT_USHPHY, USHPHY_CDN_VCO_START_CAL_POINT, ~0x001f0000, 0x000A0000), REG_IOSF_RMW(IOSF_PORT_USHPHY, USHPHY_CCDRLF, ~0x0000000f, 0x0000000b), REG_IOSF_RMW(IOSF_PORT_USHPHY, USHPHY_PEAKING_AMP_CONFIG_DIAG, ~0x000000f0, 0x000000f0), REG_IOSF_RMW(IOSF_PORT_USHPHY, USHPHY_OFFSET_COR_CONFIG_DIAG, ~0x000001c0, 0x00000000), REG_IOSF_RMW(IOSF_PORT_USHPHY, USHPHY_VGA_GAIN_CONFIG_DIAG, ~0x00000070, 0x00000020), REG_IOSF_RMW(IOSF_PORT_USHPHY, USHPHY_REE_DAC_CONTROL, ~0x00000002, 0x00000002), REG_IOSF_RMW(IOSF_PORT_USHPHY, USHPHY_CDN_U1_POWER_STATE_DEF, ~0x00000000, 0x00040000), REG_SCRIPT_END