static int
xhwicap_ioctl(struct inode *inode, struct file *file,
unsigned int cmd, unsigned long arg)
{
struct xhwicap_instance *inst;
XStatus status;
/* FIXME! Assume instance is first in list - this is bogus */
inst = inst_list;
if(!inst)
return -ENODEV;
switch (cmd) {
case XHWICAP_IOCCMDDESYNC:
DBPRINTK("desynch()\n");
status = XHwIcap_CommandDesync(&(inst->HwIcap));
if(status==XST_DEVICE_BUSY)
return -EBUSY;
break;
case XHWICAP_IOCCMDCAPTURE:
DBPRINTK("capture()\n");
status = XHwIcap_CommandCapture(&(inst->HwIcap));
if(status==XST_DEVICE_BUSY)
return -EBUSY;
break;
case XHWICAP_IOCGETINST:
DBPRINTK("getinst()\n");
copy_to_user((void *)arg, (void *)(&(inst->HwIcap)), sizeof(XHwIcap));
default:
return -ENOIOCTLCMD;
}
return 0;
}
/**
*
* This function initializes a specific XHwIcap instance.
* The IDCODE is read from the FPGA and based on the IDCODE the information
* about the resources in the FPGA is filled in the instance structure.
*
* The HwIcap device will be in put in a reset state before exiting this
* function.
*
* @param InstancePtr is a pointer to the XHwIcap instance.
* @param ConfigPtr points to the XHwIcap device configuration structure.
* @param EffectiveAddr is the device base address in the virtual memory
* address space. If the address translation is not used then the
* physical address is passed.
* Unexpected errors may occur if the address mapping is changed
* after this function is invoked.
*
* @return XST_SUCCESS else XST_FAILURE
*
* @note None.
*
*****************************************************************************/
int XHwIcap_CfgInitialize(XHwIcap *InstancePtr, XHwIcap_Config *ConfigPtr,
u32 EffectiveAddr)
{
int Status;
u32 DeviceIdCode;
u32 TempDevId;
u8 DeviceIdIndex;
u8 NumDevices;
u8 IndexCount;
int DeviceFound = FALSE;
Xil_AssertNonvoid(InstancePtr != NULL);
Xil_AssertNonvoid(ConfigPtr != NULL);
/*
* Set some default values.
*/
InstancePtr->IsReady = FALSE;
InstancePtr->IsTransferInProgress = FALSE;
InstancePtr->IsPolled = TRUE; /* Polled Mode */
/*
* Set the device base address and stub handler.
*/
InstancePtr->HwIcapConfig.BaseAddress = EffectiveAddr;
InstancePtr->StatusHandler = (XHwIcap_StatusHandler) StubStatusHandler;
/** Set IcapWidth **/
InstancePtr->HwIcapConfig.IcapWidth = ConfigPtr->IcapWidth;
/** Set IsLiteMode **/
InstancePtr->HwIcapConfig.IsLiteMode = ConfigPtr->IsLiteMode;
/*
* Read the IDCODE from ICAP.
*/
/*
* Setting the IsReady of the driver temporarily so that
* we can read the IdCode of the device.
*/
InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
/*
* Dummy Read of the IDCODE as the first data read from the
* ICAP has to be discarded (Due to the way the HW is designed).
*/
Status = XHwIcap_GetConfigReg(InstancePtr, XHI_IDCODE, &TempDevId);
if (Status != XST_SUCCESS) {
InstancePtr->IsReady = 0;
return XST_FAILURE;
}
/*
* Read the IDCODE and mask out the version section of the DeviceIdCode.
*/
Status = XHwIcap_GetConfigReg(InstancePtr, XHI_IDCODE, &DeviceIdCode);
if (Status != XST_SUCCESS) {
InstancePtr->IsReady = 0;
return XST_FAILURE;
}
DeviceIdCode = DeviceIdCode & XHI_DEVICE_ID_CODE_MASK;
if ((DeviceIdCode == XHI_DEVICE_ID_CODE_MASK) ||
(DeviceIdCode == 0x0)) {
return XST_FAILURE;
}
Status = XHwIcap_CommandDesync(InstancePtr);
InstancePtr->IsReady = 0;
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
InstancePtr->BytesPerFrame = XHI_NUM_FRAME_BYTES;
InstancePtr->WordsPerFrame = (InstancePtr->BytesPerFrame/4);
InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
/*
* Reset the device.
*/
XHwIcap_Reset(InstancePtr);
return XST_SUCCESS;
} /* end XHwIcap_CfgInitialize() */
/**
*
* Writes one frame from the specified buffer and puts it in the device
* (ICAP).
*
* @param InstancePtr is a pointer to the XHwIcap instance.
* @param Top - top (0) or bottom (1) half of device
* @param Block - Block Address (XHI_FAR_CLB_BLOCK,
* XHI_FAR_BRAM_BLOCK, XHI_FAR_BRAM_INT_BLOCK)
* @param HClkRow - selects the HClk Row
* @param MajorFrame - selects the column
* @param MinorFrame - selects frame inside column
* @param FrameData is a pointer to the frame that is to be written
* to the device.
*
* @return XST_SUCCESS else XST_FAILURE.
*
* @note This is a blocking function.
* This function is used in conjunction with the function
* XHwIcap_DeviceReadFrame. This function is used to write back
* the frame of data read using the XHwIcap_DeviceReadFrame.
*
*****************************************************************************/
int XHwIcap_DeviceWriteFrame(XHwIcap *InstancePtr, long Block, long Row,
long MajorFrame, long MinorFrame,
u16 *FrameData)
{
u16 Packet;
u16 TotalWords;
int Status;
u16 WriteBuffer[READ_FRAME_SIZE];
u16 Data;
u16 Index =0;
Xil_AssertNonvoid(InstancePtr != NULL);
Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertNonvoid(FrameData != NULL);
/*
* DUMMY and SYNC
*/
WriteBuffer[Index++] = XHI_DUMMY_PACKET;
WriteBuffer[Index++] = XHI_SYNC_PACKET1;
WriteBuffer[Index++] = XHI_SYNC_PACKET2;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Reset CRC
*/
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
Data = XHI_CMD_RCRC;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Write the FLR
*/
Packet = XHwIcap_Type1Write(XHI_FLR) | 1;
WriteBuffer[Index++] = Packet ;
WriteBuffer[Index++] = 0x430;
/*
* ID register
*/
Packet = XHwIcap_Type1Write(XHI_IDCODE) | 2;
WriteBuffer[Index++] = Packet;
/*
* It is written wrongly in the document that only lower 16 bits are
* needed.The document will be updated. We need the complete 32 bit.
*/
Data = (u16)(InstancePtr->DeviceIdCode >> 16);
WriteBuffer[Index++] = Data;
Data = (u16)InstancePtr->DeviceIdCode;
WriteBuffer[Index++] = Data;
/*
* Bypass CRC
*/
Packet = XHwIcap_Type1Write(XHI_COR1) | 1;
Data = XHI_COR1_DEFAULT;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
Packet = XHwIcap_Type1Write(XHI_COR2) | 1;
Data = XHI_COR2_DEFAULT;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
/*
* Write the FAR MAJ and MIN address values
*/
Packet = XHwIcap_Type1Write(XHI_FAR_MAJ) | 1;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = (Block << XHI_BLOCK_SHIFT) |
(Row << XHI_ROW_SHIFT) | MajorFrame;
Packet = XHwIcap_Type1Write(XHI_FAR_MIN) | 1;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = MinorFrame;
/*
* Setup CMD register - write configuration
*/
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
Data = XHI_CMD_WCFG;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
/*
* Setup Packet header.
*/
TotalWords = InstancePtr->WordsPerFrame << 1;
/*
* Create Type 2 Packet.
*/
Packet = XHwIcap_Type2Write(XHI_FDRI);
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = 0;
WriteBuffer[Index++] = TotalWords;
/*
* Write the Header data into the FIFO and intiate the transfer of
* data present in the FIFO to the ICAP device
*/
Status = XHwIcap_DeviceWrite(InstancePtr, (u16 *)&WriteBuffer[0],
Index);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/*
* Write the modified frame data.
*/
Status = XHwIcap_DeviceWrite(InstancePtr,
(u16 *) &FrameData[InstancePtr->WordsPerFrame],
InstancePtr->WordsPerFrame);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/*
* Write out the pad frame. The pad frame was read from the device
* before the data frame.
*/
Status = XHwIcap_DeviceWrite(InstancePtr, (u16 *) &FrameData[0],
InstancePtr->WordsPerFrame);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/* Disable CRC */
Index = 0;
WriteBuffer[Index++] = XHI_DISABLED_AUTO_CRC_ONE;
WriteBuffer[Index++] = XHI_DISABLED_AUTO_CRC_TWO;
/*
* Setup CMD register - write configuration
*/
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
Data = XHI_CMD_LFRM;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Intiate the transfer of data present in the FIFO to
* the ICAP device
*/
Status = XHwIcap_DeviceWrite(InstancePtr, &WriteBuffer[0], Index);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/*
* Send DESYNC command
*/
Status = XHwIcap_CommandDesync(InstancePtr);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
return XST_SUCCESS;
}
/**
*
* Writes one frame from the specified buffer and puts it in the device
* (ICAP).
*
* @param InstancePtr is a pointer to the XHwIcap instance.
* @param Top - top (0) or bottom (1) half of device
* @param Block - Block Address (XHI_FAR_CLB_BLOCK,
* XHI_FAR_BRAM_BLOCK, XHI_FAR_BRAM_INT_BLOCK)
* @param HClkRow - selects the HClk Row
* @param MajorFrame - selects the column
* @param MinorFrame - selects frame inside column
* @param FrameData is a pointer to the frame that is to be written
* to the device.
*
* @return XST_SUCCESS else XST_FAILURE.
*
* @note This is a blocking function.
* This function is used in conjunction with the function
* XHwIcap_DeviceReadFrame. This function is used to write back
* the frame of data read using the XHwIcap_DeviceReadFrame.
*
*****************************************************************************/
int XHwIcap_DeviceWriteFrame(XHwIcap *InstancePtr, long Top, long Block,
long HClkRow, long MajorFrame, long MinorFrame,
u32 *FrameData)
{
u32 Packet;
u32 Data;
u32 TotalWords;
int Status;
u32 WriteBuffer[READ_FRAME_SIZE];
u32 Index =0;
Xil_AssertNonvoid(InstancePtr != NULL);
Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertNonvoid(FrameData != NULL);
/*
* DUMMY and SYNC
*/
WriteBuffer[Index++] = XHI_DUMMY_PACKET;
WriteBuffer[Index++] = XHI_SYNC_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Reset CRC
*/
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
Data = XHI_CMD_RCRC;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Bypass CRC
*/
#if ((XHI_FAMILY == XHI_DEV_FAMILY_V4) || (XHI_FAMILY == XHI_DEV_FAMILY_V5))
Packet = XHwIcap_Type1Write(XHI_COR) | 1;
Data = 0x10042FDD;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
#endif
/*
* ID register
*/
Packet = XHwIcap_Type1Write(XHI_IDCODE) | 1;
Data = InstancePtr->DeviceIdCode;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
/*
* Setup FAR
*/
Packet = XHwIcap_Type1Write(XHI_FAR) | 1;
#if XHI_FAMILY == XHI_DEV_FAMILY_V4 /* Virtex 4 */
Data = XHwIcap_SetupFarV4(Top, Block, HClkRow, MajorFrame, MinorFrame);
#elif ((XHI_FAMILY == XHI_DEV_FAMILY_V5) || (XHI_FAMILY == XHI_DEV_FAMILY_V6) || \
(XHI_FAMILY == XHI_DEV_FAMILY_7SERIES))
Data = XHwIcap_SetupFarV5(Top, Block, HClkRow, MajorFrame, MinorFrame);
#endif
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
/*
* Setup CMD register - write configuration
*/
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
Data = XHI_CMD_WCFG;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Setup Packet header.
*/
TotalWords = InstancePtr->WordsPerFrame << 1;
if (TotalWords < XHI_TYPE_1_PACKET_MAX_WORDS) {
/*
* Create Type 1 Packet.
*/
Packet = XHwIcap_Type1Write(XHI_FDRI) | TotalWords;
WriteBuffer[Index++] = Packet;
}
else {
/*
* Create Type 2 Packet.
*/
Packet = XHwIcap_Type1Write(XHI_FDRI);
WriteBuffer[Index++] = Packet;
Packet = XHI_TYPE_2_WRITE | TotalWords;
WriteBuffer[Index++] = Packet;
}
/*
* Write the Header data into the FIFO and intiate the transfer of
* data present in the FIFO to the ICAP device
*/
Status = XHwIcap_DeviceWrite(InstancePtr, (u32 *)&WriteBuffer[0], Index);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/*
* Write the modified frame data.
*/
#if ((XHI_FAMILY == XHI_DEV_FAMILY_V4) || (XHI_FAMILY == XHI_DEV_FAMILY_V5))
Status = XHwIcap_DeviceWrite(InstancePtr,
(u32 *) &FrameData[InstancePtr->WordsPerFrame + 1],
InstancePtr->WordsPerFrame);
#elif ((XHI_FAMILY == XHI_DEV_FAMILY_V6) || (XHI_FAMILY == XHI_DEV_FAMILY_7SERIES)) /* Virtex 6 */
Status = XHwIcap_DeviceWrite(InstancePtr,
(u32 *) &FrameData[InstancePtr->WordsPerFrame],
InstancePtr->WordsPerFrame);
#endif
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/*
* Write out the pad frame. The pad frame was read from the device
* before the data frame.
*/
#if ((XHI_FAMILY == XHI_DEV_FAMILY_V4) || (XHI_FAMILY == XHI_DEV_FAMILY_V5))
Status = XHwIcap_DeviceWrite(InstancePtr, (u32 *) &FrameData[1],
InstancePtr->WordsPerFrame);
#elif ((XHI_FAMILY == XHI_DEV_FAMILY_V6) || (XHI_FAMILY == XHI_DEV_FAMILY_7SERIES)) /* Virtex6 */
Status = XHwIcap_DeviceWrite(InstancePtr, (u32 *) &FrameData[0],
InstancePtr->WordsPerFrame);
#endif
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/* Add CRC */
Index = 0;
#if ((XHI_FAMILY == XHI_DEV_FAMILY_V4) || (XHI_FAMILY == XHI_DEV_FAMILY_V5))
Packet = XHwIcap_Type1Write(XHI_CRC) | 1;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = XHI_DISABLED_AUTO_CRC;
#elif ((XHI_FAMILY == XHI_DEV_FAMILY_V6) || (XHI_FAMILY == XHI_DEV_FAMILY_7SERIES)) /* Virtex6 */
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
Data = XHI_CMD_RCRC;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
#endif
/* Park the FAR */
Packet = XHwIcap_Type1Write(XHI_FAR) | 1;
#if XHI_FAMILY == XHI_DEV_FAMILY_V4 /* Virtex4 */
Data = XHwIcap_SetupFarV4(0, 0, 3, 33, 0);
#elif ((XHI_FAMILY == XHI_DEV_FAMILY_V5) || (XHI_FAMILY == XHI_DEV_FAMILY_V6) || \
(XHI_FAMILY == XHI_DEV_FAMILY_7SERIES))
Data = XHwIcap_SetupFarV5(0, 0, 3, 33, 0);
#endif
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
/* Add CRC */
#if ((XHI_FAMILY == XHI_DEV_FAMILY_V4) || (XHI_FAMILY == XHI_DEV_FAMILY_V5))
Packet = XHwIcap_Type1Write(XHI_CRC) | 1;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = XHI_DISABLED_AUTO_CRC;
#elif ((XHI_FAMILY == XHI_DEV_FAMILY_V6) || (XHI_FAMILY == XHI_DEV_FAMILY_7SERIES)) /* Virtex6 */
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
Data = XHI_CMD_RCRC;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
#endif
/*
* Intiate the transfer of data present in the FIFO to
* the ICAP device
*/
Status = XHwIcap_DeviceWrite(InstancePtr, &WriteBuffer[0], Index);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/*
* Send DESYNC command
*/
Status = XHwIcap_CommandDesync(InstancePtr);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
return XST_SUCCESS;
};
/**
*
* This function initializes a specific XHwIcap instance.
* The IDCODE is read from the FPGA and based on the IDCODE the information
* about the resources in the FPGA is filled in the instance structure.
*
* The HwIcap device will be in put in a reset state before exiting this
* function.
*
* @param InstancePtr is a pointer to the XHwIcap instance.
* @param ConfigPtr points to the XHwIcap device configuration structure.
* @param EffectiveAddr is the device base address in the virtual memory
* address space. If the address translation is not used then the
* physical address is passed.
* Unexpected errors may occur if the address mapping is changed
* after this function is invoked.
*
* @return XST_SUCCESS else XST_FAILURE
*
* @note None.
*
*****************************************************************************/
int XHwIcap_custom_CfgInitialize(XHwIcap *InstancePtr, XHwIcap_Config *ConfigPtr,
u32 EffectiveAddr)
{
int Status;
u32 DeviceIdCode;
u32 TempDevId;
u8 DeviceIdIndex;
u8 NumDevices;
u8 IndexCount;
int DeviceFound = FALSE;
Xil_AssertNonvoid(InstancePtr != NULL);
Xil_AssertNonvoid(ConfigPtr != NULL);
/*
* Set some default values.
*/
InstancePtr->IsReady = FALSE;
InstancePtr->IsTransferInProgress = FALSE;
InstancePtr->IsPolled = TRUE; /* Polled Mode */
/*
* Set the device base address and stub handler.
*/
InstancePtr->HwIcapConfig.BaseAddress = EffectiveAddr;
InstancePtr->StatusHandler = (XHwIcap_StatusHandler) StubStatusHandler;
/** Set IcapWidth **/
InstancePtr->HwIcapConfig.IcapWidth = ConfigPtr->IcapWidth;
/** Set IsLiteMode **/
InstancePtr->HwIcapConfig.IsLiteMode = ConfigPtr->IsLiteMode;
/*
* Read the IDCODE from ICAP.
*/
/*
* Setting the IsReady of the driver temporarily so that
* we can read the IdCode of the device.
*/
InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
/*
* Dummy Read of the IDCODE as the first data read from the
* ICAP has to be discarded (Due to the way the HW is designed).
*/
Status = XHwIcap_GetConfigReg(InstancePtr, XHI_IDCODE, &TempDevId);
if (Status != XST_SUCCESS) {
InstancePtr->IsReady = 0;
return XST_FAILURE;
}
/*
* Read the IDCODE and mask out the version section of the DeviceIdCode.
*/
Status = XHwIcap_GetConfigReg(InstancePtr, XHI_IDCODE, &DeviceIdCode);
if (Status != XST_SUCCESS) {
InstancePtr->IsReady = 0;
return XST_FAILURE;
}
DeviceIdCode = DeviceIdCode & XHI_DEVICE_ID_CODE_MASK;
#if (XHI_FAMILY != XHI_DEV_FAMILY_S6)
Status = XHwIcap_CommandDesync(InstancePtr);
InstancePtr->IsReady = 0;
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
#endif
#if XHI_FAMILY == XHI_DEV_FAMILY_V4 /* Virtex4 */
DeviceIdIndex = 0;
NumDevices = XHI_V4_NUM_DEVICES;
#elif XHI_FAMILY == XHI_DEV_FAMILY_V5 /* Virtex5 */
DeviceIdIndex = XHI_V4_NUM_DEVICES;
NumDevices = XHI_V5_NUM_DEVICES;
#elif XHI_FAMILY == XHI_DEV_FAMILY_V6 /* Virtex6 */
DeviceIdIndex = XHI_V4_NUM_DEVICES + XHI_V5_NUM_DEVICES;
NumDevices = XHI_V6_NUM_DEVICES;
#elif XHI_FAMILY == XHI_DEV_FAMILY_S6 /* Spartan6 */
DeviceIdIndex = XHI_V4_NUM_DEVICES + XHI_V5_NUM_DEVICES +
XHI_V6_NUM_DEVICES;
NumDevices = XHI_S6_NUM_DEVICES;
#elif XHI_FAMILY == XHI_DEV_FAMILY_7SERIES /* 7Series */
DeviceIdIndex = 0; /*specific to zynq*/
NumDevices = 1; /* Number of devices defined in DeviceDetaillkup_custom[]*/
#endif
/*
* Find the device index
*/
for (IndexCount = 0; IndexCount < NumDevices; IndexCount++) {
if (DeviceIdCode == DeviceDetaillkup_custom[DeviceIdIndex +
IndexCount]. DeviceIdCode) {
DeviceIdIndex += IndexCount;
DeviceFound = TRUE;
break;
}
}
if (DeviceFound != TRUE) {
return XST_FAILURE;
}
InstancePtr->DeviceIdCode = DeviceDetaillkup_custom[DeviceIdIndex].DeviceIdCode;
InstancePtr->Rows = DeviceDetaillkup_custom[DeviceIdIndex].Rows;
InstancePtr->Cols = DeviceDetaillkup_custom[DeviceIdIndex].Cols;
InstancePtr->BramCols = DeviceDetaillkup_custom[DeviceIdIndex].BramCols;
InstancePtr->DSPCols = DeviceDetaillkup_custom[DeviceIdIndex].DSPCols;
InstancePtr->IOCols = DeviceDetaillkup_custom[DeviceIdIndex].IOCols;
InstancePtr->MGTCols = DeviceDetaillkup_custom[DeviceIdIndex].MGTCols;
InstancePtr->HClkRows = DeviceDetaillkup_custom[DeviceIdIndex].HClkRows;
InstancePtr->SkipCols = DeviceDetaillkup_custom[DeviceIdIndex].SkipCols;
InstancePtr->BytesPerFrame = XHI_NUM_FRAME_BYTES;
#if (XHI_FAMILY == XHI_DEV_FAMILY_S6)
/*
* In Spartan6 devices the word is defined as 16 bit
*/
InstancePtr->WordsPerFrame = (InstancePtr->BytesPerFrame/2);
#else
InstancePtr->WordsPerFrame = (InstancePtr->BytesPerFrame/4);
#endif
InstancePtr->ClbBlockFrames = (4 +22*2 + 4*2 + 22*InstancePtr->Cols);
InstancePtr->BramBlockFrames = (64*InstancePtr->BramCols);
InstancePtr->BramIntBlockFrames = (22*InstancePtr->BramCols);
InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
/*
* Reset the device.
*/
XHwIcap_Reset(InstancePtr);
return XST_SUCCESS;
} /* end XHwIcap_custom_CfgInitialize() */
/**
*
* Reads one frame from the device and puts it in memory specified by the user.
*
* @param InstancePtr - a pointer to the XHwIcap instance to be worked on.
* @param Top - top (0) or bottom (1) half of device
* @param Block - Block Address (XHI_FAR_CLB_BLOCK,
* XHI_FAR_BRAM_BLOCK, XHI_FAR_BRAM_INT_BLOCK)
* @param HClkRow - selects the HClk Row
* @param MajorFrame - selects the column
* @param MinorFrame - selects frame inside column
* @param FrameBuffer is a pointer to the memory where the frame read
* from the device is stored
*
* @return XST_SUCCESS else XST_FAILURE.
*
* @note This is a blocking call.
*
*****************************************************************************/
int XHwIcap_DeviceReadFrame(XHwIcap *InstancePtr, long Top, long Block,
long HClkRow, long MajorFrame, long MinorFrame,
u32 *FrameBuffer)
{
u32 Packet;
u32 Data;
u32 TotalWords;
int Status;
u32 WriteBuffer[READ_FRAME_SIZE];
u32 Index = 0;
Xil_AssertNonvoid(InstancePtr != NULL);
Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertNonvoid(FrameBuffer != NULL);
/*
* DUMMY and SYNC
*/
WriteBuffer[Index++] = XHI_DUMMY_PACKET;
WriteBuffer[Index++] = XHI_SYNC_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Reset CRC
*/
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = XHI_CMD_RCRC;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Setup CMD register to read configuration
*/
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = XHI_CMD_RCFG;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Setup FAR register.
*/
Packet = XHwIcap_Type1Write(XHI_FAR) | 1;
Data = XHwIcap_SetupFarV5(Top, Block, HClkRow, MajorFrame, MinorFrame);
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = Data;
/*
* Setup read data packet header.
* The frame will be preceeded by a dummy frame, and we need to read one
* extra word for V4 and V5 devices.
*/
TotalWords = (InstancePtr->WordsPerFrame << 1);
/*
* Create Type one packet
*/
Packet = XHwIcap_Type1Read(XHI_FDRO) | TotalWords;
WriteBuffer[Index++] = Packet;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
WriteBuffer[Index++] = XHI_NOOP_PACKET;
/*
* Write the data to the FIFO and initiate the transfer of data
* present in the FIFO to the ICAP device
*/
Status = XHwIcap_DeviceWrite(InstancePtr, (u32 *)&WriteBuffer[0],
Index);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/*
* Wait till the write is done.
*/
while (XHwIcap_IsDeviceBusy(InstancePtr) != FALSE);
/*
* Read the frame of the data including the NULL frame.
*/
Status = XHwIcap_DeviceRead(InstancePtr, FrameBuffer, TotalWords);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
/*
* Send DESYNC command
*/
Status = XHwIcap_CommandDesync(InstancePtr);
if (Status != XST_SUCCESS) {
return XST_FAILURE;
}
return XST_SUCCESS;
};
/**
*
* Reads one frame from the device and puts it in the storage buffer.
*
* @param InstancePtr - a pointer to the XHwIcap instance to be worked on.
*
* @param Block - Block Address (XHI_FAR_CLB_BLOCK,
* XHI_FAR_BRAM_BLOCK, XHI_FAR_BRAM_INT_BLOCK)
*
* @param MajorFrame - selects the column
*
* @param MinorFrame - selects frame inside column
*
* @return XST_SUCCESS, XST_BUFFER_TOO_SMALL or XST_INVALID_PARAM.
*
* @note None.
*
*****************************************************************************/
XStatus XHwIcap_DeviceReadFrame(XHwIcap *InstancePtr, s32 Block,
s32 MajorFrame, s32 MinorFrame)
{
s32 Packet;
s32 Data;
s32 TotalWords;
XStatus Status;
/* Make sure we aren't trying to read more than what we have room
* for. */
if (InstancePtr->BytesPerFrame >
(XHI_MAX_BUFFER_BYTES-XHI_HEADER_BUFFER_BYTES))
{
return XST_BUFFER_TOO_SMALL;
}
/* DUMMY and SYNC */
XHwIcap_StorageBufferWrite(InstancePtr, 0, XHI_DUMMY_PACKET);
XHwIcap_StorageBufferWrite(InstancePtr, 1, XHI_SYNC_PACKET);
/* Setup CMD register to read configuration */
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
Data = XHI_CMD_RCFG;
XHwIcap_StorageBufferWrite(InstancePtr, 2,Packet);
XHwIcap_StorageBufferWrite(InstancePtr, 3,Data);
/* Setup FAR register. */
Packet = XHwIcap_Type1Write(XHI_FAR) | 1;
Data = XHwIcap_SetupFar(Block, MajorFrame, MinorFrame);
XHwIcap_StorageBufferWrite(InstancePtr, 4,Packet);
XHwIcap_StorageBufferWrite(InstancePtr, 5,Data);
/* Setup read data packet header. */
TotalWords = InstancePtr->WordsPerFrame << 1; /* mult by 2 */
/* Create Type one packet */
Packet = XHwIcap_Type1Read(XHI_FDRO) | TotalWords;
XHwIcap_StorageBufferWrite(InstancePtr, 6,Packet);
XHwIcap_StorageBufferWrite(InstancePtr, 7,0); /* flush */
XHwIcap_StorageBufferWrite(InstancePtr, 8,0); /* flush */
/* Write To ICAP. */
Status = XHwIcap_DeviceWrite(InstancePtr, 0, 9);
if (Status != XST_SUCCESS)
{
return Status;
}
/* Read pad frame (skip header). */
Status = XHwIcap_DeviceRead(InstancePtr, XHI_HEADER_BUFFER_WORDS,
InstancePtr->WordsPerFrame);
if (Status != XST_SUCCESS)
{
return Status;
}
/* Read data on top of pad frame (skip header). */
Status = XHwIcap_DeviceRead(InstancePtr, XHI_HEADER_BUFFER_WORDS,
InstancePtr->WordsPerFrame);
if (Status != XST_SUCCESS)
{
return Status;
}
/* send DESYNC command */
Status = XHwIcap_CommandDesync(InstancePtr);
if (Status != XST_SUCCESS)
{
return Status;
}
return XST_SUCCESS;
};
/**
*
* Reads one frame from the device and puts it in the storage buffer.
*
* @param InstancePtr - a pointer to the XHwIcap instance to be worked on.
* @param Top - top (0) or bottom (1) half of device
* @param Block - Block Address (XHI_FAR_CLB_BLOCK,
* XHI_FAR_BRAM_BLOCK, XHI_FAR_BRAM_INT_BLOCK)
* @param HClkRow - selects the HClk Row
* @param MajorFrame - selects the column
* @param MinorFrame - selects frame inside column
*
* @return XST_SUCCESS, XST_BUFFER_TOO_SMALL or XST_INVALID_PARAM.
*
* @note None.
*
*****************************************************************************/
XStatus XHwIcap_DeviceReadFrameV4(XHwIcap *InstancePtr, Xint32 Top,
Xint32 Block, Xint32 HClkRow,
Xint32 MajorFrame, Xint32 MinorFrame)
{
Xint32 Packet;
Xint32 Data;
Xint32 TotalWords;
XStatus Status;
/* Make sure we aren't trying to read more than what we have room
* for. */
if (InstancePtr->BytesPerFrame >
(XHI_MAX_BUFFER_BYTES-XHI_HEADER_BUFFER_BYTES))
{
return XST_BUFFER_TOO_SMALL;
}
/* DUMMY and SYNC */
XHwIcap_StorageBufferWrite(InstancePtr, 0, XHI_DUMMY_PACKET);
XHwIcap_StorageBufferWrite(InstancePtr, 1, XHI_SYNC_PACKET);
XHwIcap_StorageBufferWrite(InstancePtr, 2, XHI_NOOP_PACKET); /* flush */
XHwIcap_StorageBufferWrite(InstancePtr, 3, XHI_NOOP_PACKET); /* flush */
/* Reset CRC */
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
XHwIcap_StorageBufferWrite(InstancePtr, 4, Packet);
XHwIcap_StorageBufferWrite(InstancePtr, 5, XHI_CMD_RCRC);
XHwIcap_StorageBufferWrite(InstancePtr, 6, XHI_NOOP_PACKET); /* flush */
XHwIcap_StorageBufferWrite(InstancePtr, 7, XHI_NOOP_PACKET); /* flush */
/* Setup CMD register to read configuration */
Packet = XHwIcap_Type1Write(XHI_CMD) | 1;
XHwIcap_StorageBufferWrite(InstancePtr, 8, Packet);
XHwIcap_StorageBufferWrite(InstancePtr, 9, XHI_CMD_RCFG);
XHwIcap_StorageBufferWrite(InstancePtr, 10, XHI_NOOP_PACKET); /* flush */
XHwIcap_StorageBufferWrite(InstancePtr, 11, XHI_NOOP_PACKET); /* flush */
XHwIcap_StorageBufferWrite(InstancePtr, 12, XHI_NOOP_PACKET); /* flush */
/* Setup FAR register. */
Packet = XHwIcap_Type1Write(XHI_FAR) | 1;
Data = XHwIcap_SetupFarV4(Top, Block, HClkRow, MajorFrame, MinorFrame);
XHwIcap_StorageBufferWrite(InstancePtr, 13, Packet);
XHwIcap_StorageBufferWrite(InstancePtr, 14, Data);
/* Setup read data packet header. */
/* The frame will be preceeded by a dummy frame, and we need to read one
extra word - see Configuration Guide Chapter 8 */
TotalWords = (InstancePtr->WordsPerFrame << 1) + 1;
/* Create Type one packet */
Packet = XHwIcap_Type1Read(XHI_FDRO) | TotalWords;
XHwIcap_StorageBufferWrite(InstancePtr, 15, Packet);
XHwIcap_StorageBufferWrite(InstancePtr, 16, XHI_NOOP_PACKET); /* flush */
XHwIcap_StorageBufferWrite(InstancePtr, 17, XHI_NOOP_PACKET); /* flush */
/* Write To ICAP. */
Status = XHwIcap_DeviceWrite(InstancePtr, 0, 18);
if (Status != XST_SUCCESS)
{
return Status;
}
/* Read pad frame (skip header). */
/*
Status = XHwIcap_DeviceRead(InstancePtr, XHI_HEADER_BUFFER_WORDS,
InstancePtr->WordsPerFrame);
if (Status != XST_SUCCESS)
{
return Status;
}
*/
/* In previous versions we could read the pad frame and the real frame
in two steps. However the behaviour of the opb_hwicap peripheral
has changed, such that the first byte out of the ICAP port is
always ignored. If we perform a read in two steps we will lose a
byte in the middle - so we must read in one go.
*/
/* Read data on top of pad frame (skip header). */
Status = XHwIcap_DeviceRead(InstancePtr, XHI_HEADER_BUFFER_WORDS,
TotalWords);
if (Status != XST_SUCCESS)
{
return Status;
}
/* send DESYNC command */
Status = XHwIcap_CommandDesync(InstancePtr);
if (Status != XST_SUCCESS)
{
return Status;
}
return XST_SUCCESS;
};
