int board_early_init_f(void) { #ifdef CONFIG_MXC_RDC imx_rdc_setup_peripherals(shared_resources, ARRAY_SIZE(shared_resources)); #endif #ifdef CONFIG_SYS_AUXCORE_FASTUP arch_auxiliary_core_up(0, CONFIG_SYS_AUXCORE_BOOTDATA); #endif setup_iomux_uart(); return 0; }
/* * To i.MX6SX and i.MX7D, the image supported by bootaux needs * the reset vector at the head for the image, with SP and PC * as the first two words. * * Per the cortex-M reference manual, the reset vector of M4 needs * to exist at 0x0 (TCMUL). The PC and SP are the first two addresses * of that vector. So to boot M4, the A core must build the M4's reset * vector with getting the PC and SP from image and filling them to * TCMUL. When M4 is kicked, it will load the PC and SP by itself. * The TCMUL is mapped to (M4_BOOTROM_BASE_ADDR) at A core side for * accessing the M4 TCMUL. */ static int do_bootaux(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) { ulong addr; int ret, up; if (argc < 2) return CMD_RET_USAGE; up = arch_auxiliary_core_check_up(0); if (up) { printf("## Auxiliary core is already up\n"); return CMD_RET_SUCCESS; } addr = simple_strtoul(argv[1], NULL, 16); printf("## Starting auxiliary core at 0x%08lX ...\n", addr); ret = arch_auxiliary_core_up(0, addr); if (ret) return CMD_RET_FAILURE; return CMD_RET_SUCCESS; }