int fdt_get_named_resource(const void *fdt, int node, const char *property, const char *prop_names, const char *name, struct fdt_resource *res) { int index; index = fdt_find_string(fdt, node, prop_names, name); if (index < 0) return index; return fdt_get_resource(fdt, node, property, index, res); }
/** * pinctrl_select_state_full() - full implementation of pinctrl_select_state * * @dev: peripheral device * @statename: state name, like "default" * @return: 0 on success, or negative error code on failure */ static int pinctrl_select_state_full(struct udevice *dev, const char *statename) { const void *fdt = gd->fdt_blob; int node = dev->of_offset; char propname[32]; /* long enough */ const fdt32_t *list; uint32_t phandle; int config_node; struct udevice *config; int state, size, i, ret; state = fdt_find_string(fdt, node, "pinctrl-names", statename); if (state < 0) { char *end; /* * If statename is not found in "pinctrl-names", * assume statename is just the integer state ID. */ state = simple_strtoul(statename, &end, 10); if (*end) return -EINVAL; } snprintf(propname, sizeof(propname), "pinctrl-%d", state); list = fdt_getprop(fdt, node, propname, &size); if (!list) return -EINVAL; size /= sizeof(*list); for (i = 0; i < size; i++) { phandle = fdt32_to_cpu(*list++); config_node = fdt_node_offset_by_phandle(fdt, phandle); if (config_node < 0) { dev_err(dev, "prop %s index %d invalid phandle\n", propname, i); return -EINVAL; } ret = uclass_get_device_by_of_offset(UCLASS_PINCONFIG, config_node, &config); if (ret) return ret; ret = pinctrl_config_one(config); if (ret) return ret; } return 0; }
int clk_get_by_name(struct udevice *dev, const char *name, struct clk *clk) { int index; debug("%s(dev=%p, name=%s, clk=%p)\n", __func__, dev, name, clk); index = fdt_find_string(gd->fdt_blob, dev->of_offset, "clock-names", name); if (index < 0) { debug("fdt_find_string() failed: %d\n", index); return index; } return clk_get_by_index(dev, index, clk); }
int mbox_get_by_name(struct udevice *dev, const char *name, struct mbox_chan *chan) { int index; debug("%s(dev=%p, name=%s, chan=%p)\n", __func__, dev, name, chan); index = fdt_find_string(gd->fdt_blob, dev->of_offset, "mbox-names", name); if (index < 0) { debug("fdt_find_string() failed: %d\n", index); return index; } return mbox_get_by_index(dev, index, chan); }
int reset_get_by_name(struct udevice *dev, const char *name, struct reset_ctl *reset_ctl) { int index; debug("%s(dev=%p, name=%s, reset_ctl=%p)\n", __func__, dev, name, reset_ctl); index = fdt_find_string(gd->fdt_blob, dev->of_offset, "reset-names", name); if (index < 0) { debug("fdt_find_string() failed: %d\n", index); return index; } return reset_get_by_index(dev, index, reset_ctl); }
static int create_pirq_routing_table(void) { const void *blob = gd->fdt_blob; struct fdt_pci_addr addr; int node; int len, count; const u32 *cell; struct irq_routing_table *rt; struct irq_info *slot, *slot_base; int irq_entries = 0; int i; int ret; node = fdtdec_next_compatible(blob, 0, COMPAT_INTEL_IRQ_ROUTER); if (node < 0) { debug("%s: Cannot find irq router node\n", __func__); return -EINVAL; } ret = fdtdec_get_pci_addr(blob, node, FDT_PCI_SPACE_CONFIG, "reg", &addr); if (ret) return ret; /* extract the bdf from fdt_pci_addr */ irq_router.bdf = addr.phys_hi & 0xffff00; ret = fdt_find_string(blob, node, "intel,pirq-config", "pci"); if (!ret) { irq_router.config = PIRQ_VIA_PCI; } else { ret = fdt_find_string(blob, node, "intel,pirq-config", "ibase"); if (!ret) irq_router.config = PIRQ_VIA_IBASE; else return -EINVAL; } ret = fdtdec_get_int(blob, node, "intel,pirq-link", -1); if (ret == -1) return ret; irq_router.link_base = ret; irq_router.irq_mask = fdtdec_get_int(blob, node, "intel,pirq-mask", PIRQ_BITMAP); if (irq_router.config == PIRQ_VIA_IBASE) { int ibase_off; ibase_off = fdtdec_get_int(blob, node, "intel,ibase-offset", 0); if (!ibase_off) return -EINVAL; /* * Here we assume that the IBASE register has already been * properly configured by U-Boot before. * * By 'valid' we mean: * 1) a valid memory space carved within system memory space * assigned to IBASE register block. * 2) memory range decoding is enabled. * Hence we don't do any santify test here. */ irq_router.ibase = x86_pci_read_config32(irq_router.bdf, ibase_off); irq_router.ibase &= ~0xf; } cell = fdt_getprop(blob, node, "intel,pirq-routing", &len); if (!cell || len % sizeof(struct pirq_routing)) return -EINVAL; count = len / sizeof(struct pirq_routing); rt = calloc(1, sizeof(struct irq_routing_table)); if (!rt) return -ENOMEM; /* Populate the PIRQ table fields */ rt->signature = PIRQ_SIGNATURE; rt->version = PIRQ_VERSION; rt->rtr_bus = PCI_BUS(irq_router.bdf); rt->rtr_devfn = (PCI_DEV(irq_router.bdf) << 3) | PCI_FUNC(irq_router.bdf); rt->rtr_vendor = PCI_VENDOR_ID_INTEL; rt->rtr_device = PCI_DEVICE_ID_INTEL_ICH7_31; slot_base = rt->slots; /* Now fill in the irq_info entries in the PIRQ table */ for (i = 0; i < count; i++, cell += sizeof(struct pirq_routing) / sizeof(u32)) { struct pirq_routing pr; pr.bdf = fdt_addr_to_cpu(cell[0]); pr.pin = fdt_addr_to_cpu(cell[1]); pr.pirq = fdt_addr_to_cpu(cell[2]); debug("irq_info %d: b.d.f %x.%x.%x INT%c PIRQ%c\n", i, PCI_BUS(pr.bdf), PCI_DEV(pr.bdf), PCI_FUNC(pr.bdf), 'A' + pr.pin - 1, 'A' + pr.pirq); slot = check_dup_entry(slot_base, irq_entries, PCI_BUS(pr.bdf), PCI_DEV(pr.bdf)); if (slot) { debug("found entry for bus %d device %d, ", PCI_BUS(pr.bdf), PCI_DEV(pr.bdf)); if (slot->irq[pr.pin - 1].link) { debug("skipping\n"); /* * Sanity test on the routed PIRQ pin * * If they don't match, show a warning to tell * there might be something wrong with the PIRQ * routing information in the device tree. */ if (slot->irq[pr.pin - 1].link != LINK_N2V(pr.pirq, irq_router.link_base)) debug("WARNING: Inconsistent PIRQ routing information\n"); continue; } } else { slot = slot_base + irq_entries++; } debug("writing INT%c\n", 'A' + pr.pin - 1); fill_irq_info(slot, PCI_BUS(pr.bdf), PCI_DEV(pr.bdf), pr.pin, pr.pirq); } rt->size = irq_entries * sizeof(struct irq_info) + 32; pirq_routing_table = rt; return 0; }