static int send_status_packet(struct r8a66597 *r8a66597, unsigned long pipe) { r8a66597_bset(r8a66597, SQSET, DCPCTR); r8a66597_mdfy(r8a66597, PID_NAK, PID, DCPCTR); if (usb_pipein(pipe)) { r8a66597_bset(r8a66597, R8A66597_DIR, DCPCFG); r8a66597_mdfy(r8a66597, ISEL, ISEL | CURPIPE, CFIFOSEL); r8a66597_reg_wait(r8a66597, CFIFOSEL, CURPIPE, 0); r8a66597_write(r8a66597, ~BEMP0, BEMPSTS); r8a66597_write(r8a66597, BCLR | BVAL, CFIFOCTR); } else { r8a66597_bclr(r8a66597, R8A66597_DIR, DCPCFG); r8a66597_mdfy(r8a66597, 0, ISEL | CURPIPE, CFIFOSEL); r8a66597_reg_wait(r8a66597, CFIFOSEL, CURPIPE, 0); r8a66597_write(r8a66597, BCLR, CFIFOCTR); } r8a66597_mdfy(r8a66597, PID_BUF, PID, DCPCTR); while (!(r8a66597_read(r8a66597, BEMPSTS) & 0x0001)) if (ctrlc()) return -1; return 0; }
static int enable_controller(struct r8a66597 *r8a66597) { int ret, port; ret = r8a66597_clock_enable(r8a66597); if (ret < 0) return ret; #if !defined(CONFIG_RZA_USB) r8a66597_bset(r8a66597, CONFIG_R8A66597_LDRV & LDRV, PINCFG); #endif r8a66597_bset(r8a66597, USBE, SYSCFG0); r8a66597_bset(r8a66597, INTL, SOFCFG); r8a66597_write(r8a66597, 0, INTENB0); for (port = 0; port < R8A66597_MAX_ROOT_HUB; port++) r8a66597_write(r8a66597, 0, get_intenb_reg(port)); r8a66597_bset(r8a66597, CONFIG_R8A66597_ENDIAN & BIGEND, CFIFOSEL); r8a66597_bset(r8a66597, CONFIG_R8A66597_ENDIAN & BIGEND, D0FIFOSEL); r8a66597_bset(r8a66597, CONFIG_R8A66597_ENDIAN & BIGEND, D1FIFOSEL); r8a66597_bset(r8a66597, TRNENSEL, SOFCFG); for (port = 0; port < R8A66597_MAX_ROOT_HUB; port++) r8a66597_enable_port(r8a66597, port); return 0; }
static int receive_bulk_packet(struct r8a66597 *r8a66597, struct usb_device *dev, unsigned long pipe, void *buffer, int transfer_len) { u16 tmp; u16 *buf; const u16 pipenum = BULK_IN_PIPENUM; int rcv_len; int maxpacket = dev->epmaxpacketin[usb_pipeendpoint(pipe)]; R8A66597_DPRINT("%s\n", __func__); /* prepare */ if (dev->act_len == 0) { r8a66597_mdfy(r8a66597, PID_NAK, PID, get_pipectr_addr(pipenum)); r8a66597_write(r8a66597, ~(1 << pipenum), BRDYSTS); r8a66597_write(r8a66597, TRCLR, get_pipetre_addr(pipenum)); r8a66597_write(r8a66597, (transfer_len + maxpacket - 1) / maxpacket, get_pipetrn_addr(pipenum)); r8a66597_bset(r8a66597, TRENB, get_pipetre_addr(pipenum)); r8a66597_mdfy(r8a66597, PID_BUF, PID, get_pipectr_addr(pipenum)); } r8a66597_mdfy(r8a66597, MBW | pipenum, MBW | CURPIPE, CFIFOSEL); r8a66597_reg_wait(r8a66597, CFIFOSEL, CURPIPE, pipenum); while (!(r8a66597_read(r8a66597, BRDYSTS) & (1 << pipenum))) if (ctrlc()) return -1; r8a66597_write(r8a66597, ~(1 << pipenum), BRDYSTS); tmp = r8a66597_read(r8a66597, CFIFOCTR); if ((tmp & FRDY) == 0) { printf("%s FRDY is not set. (%x)\n", __func__, tmp); return -1; } buf = (u16 *)(buffer + dev->act_len); rcv_len = tmp & DTLN; dev->act_len += rcv_len; if (buffer) { if (rcv_len == 0) r8a66597_write(r8a66597, BCLR, CFIFOCTR); else r8a66597_read_fifo(r8a66597, CFIFO, buf, rcv_len); } return 0; }
static int r8a66597_clock_enable(struct r8a66597 *r8a66597) { u16 tmp; int i = 0; #if defined(CONFIG_SUPERH_ON_CHIP_R8A66597) do { r8a66597_write(r8a66597, SCKE, SYSCFG0); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 1000) { printf("register access fail.\n"); return -1; } } while ((tmp & SCKE) != SCKE); r8a66597_write(r8a66597, 0x04, 0x02); #else do { r8a66597_write(r8a66597, USBE, SYSCFG0); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 1000) { printf("register access fail.\n"); return -1; } } while ((tmp & USBE) != USBE); r8a66597_bclr(r8a66597, USBE, SYSCFG0); #if !defined(CONFIG_RZA_USB) r8a66597_mdfy(r8a66597, CONFIG_R8A66597_XTAL, XTAL, SYSCFG0); i = 0; r8a66597_bset(r8a66597, XCKE, SYSCFG0); do { udelay(1000); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 500) { printf("register access fail.\n"); return -1; } } while ((tmp & SCKE) != SCKE); #else /* * RZ/A Only: * Bits XTAL(UCKSEL) and UPLLE in SYSCFG0 for USB0 controls both USB0 * and USB1, so we must always set the USB0 register */ #if (CONFIG_R8A66597_XTAL == 1) setbits(le16, R8A66597_BASE0, XTAL); #endif mdelay(1); setbits(le16, R8A66597_BASE0, UPLLE); mdelay(1); r8a66597_bset(r8a66597, SUSPM, SUSPMODE0); #endif /* CONFIG_RZA_USB */ #endif /* #if defined(CONFIG_SUPERH_ON_CHIP_R8A66597) */ return 0; }
static int send_setup_packet(struct r8a66597 *r8a66597, struct usb_device *dev, struct devrequest *setup) { int i; unsigned short *p = (unsigned short *)setup; unsigned long setup_addr = USBREQ; u16 intsts1; int timeout = 3000; #if defined(CONFIG_RZA_USB) u16 dcpctr; #endif u16 devsel = setup->request == USB_REQ_SET_ADDRESS ? 0 : dev->devnum; r8a66597_write(r8a66597, make_devsel(devsel) | (8 << dev->maxpacketsize), DCPMAXP); r8a66597_write(r8a66597, ~(SIGN | SACK), INTSTS1); #if defined(CONFIG_RZA_USB) dcpctr = r8a66597_read(r8a66597, DCPCTR); if ((dcpctr & PID) == PID_BUF) { if (readw_poll_timeout(r8a66597->reg + DCPCTR, dcpctr, dcpctr & BSTS, 1000) < 0) { printf("DCPCTR BSTS timeout!\n"); return -ETIMEDOUT; } } #endif for (i = 0; i < 4; i++) { r8a66597_write(r8a66597, le16_to_cpu(p[i]), setup_addr); setup_addr += 2; } r8a66597_write(r8a66597, ~0x0001, BRDYSTS); r8a66597_write(r8a66597, SUREQ, DCPCTR); while (1) { intsts1 = r8a66597_read(r8a66597, INTSTS1); if (intsts1 & SACK) break; if (intsts1 & SIGN) { printf("setup packet send error\n"); return -1; } if (timeout-- < 0) { printf("setup packet timeout\n"); return -1; } udelay(500); } return 0; }
static int check_usb_device_connecting(struct r8a66597 *r8a66597) { int timeout = 10000; /* 100usec * 10000 = 1sec */ int i; for (i = 0; i < 5; i++) { /* check a usb cable connect */ while (!(r8a66597_read(r8a66597, INTSTS1) & ATTCH)) { if (timeout-- < 0) { printf("%s timeout.\n", __func__); return -1; } udelay(100); } /* check a data line */ r8a66597_check_syssts(r8a66597, 0); r8a66597_bus_reset(r8a66597, 0); r8a66597->speed = get_rh_usb_speed(r8a66597, 0); if (!(r8a66597_read(r8a66597, INTSTS1) & DTCH)) { r8a66597->port_change = USB_PORT_STAT_C_CONNECTION; r8a66597->port_status = USB_PORT_STAT_CONNECTION | USB_PORT_STAT_ENABLE; return 0; /* success */ } R8A66597_DPRINT("USB device has detached. retry = %d\n", i); r8a66597_write(r8a66597, ~DTCH, INTSTS1); } return -1; /* fail */ }
static int send_bulk_packet(struct r8a66597 *r8a66597, struct usb_device *dev, unsigned long pipe, void *buffer, int transfer_len) { u16 tmp, bufsize; u16 *buf; size_t size; R8A66597_DPRINT("%s\n", __func__); r8a66597_mdfy(r8a66597, MBW | BULK_OUT_PIPENUM, MBW | CURPIPE, CFIFOSEL); r8a66597_reg_wait(r8a66597, CFIFOSEL, CURPIPE, BULK_OUT_PIPENUM); tmp = r8a66597_read(r8a66597, CFIFOCTR); if ((tmp & FRDY) == 0) { printf("%s FRDY is not set (%x)\n", __func__, tmp); return -1; } /* prepare parameters */ bufsize = dev->epmaxpacketout[usb_pipeendpoint(pipe)]; buf = (u16 *)(buffer + dev->act_len); size = min((int)bufsize, transfer_len - dev->act_len); /* write fifo */ r8a66597_write(r8a66597, ~(1 << BULK_OUT_PIPENUM), BEMPSTS); if (buffer) { r8a66597_write_fifo(r8a66597, CFIFO, buf, size); r8a66597_write(r8a66597, BVAL, CFIFOCTR); } /* update parameters */ dev->act_len += size; r8a66597_mdfy(r8a66597, PID_BUF, PID, get_pipectr_addr(BULK_OUT_PIPENUM)); while (!(r8a66597_read(r8a66597, BEMPSTS) & (1 << BULK_OUT_PIPENUM))) if (ctrlc()) return -1; r8a66597_write(r8a66597, ~(1 << BULK_OUT_PIPENUM), BEMPSTS); if (dev->act_len >= transfer_len) r8a66597_mdfy(r8a66597, PID_NAK, PID, get_pipectr_addr(BULK_OUT_PIPENUM)); return 0; }
static int r8a66597_clock_enable(struct r8a66597 *r8a66597) { u16 tmp; int i = 0; if (r8a66597->pdata->on_chip) { #ifdef CONFIG_HAVE_CLK clk_enable(r8a66597->clk); #endif do { r8a66597_write(r8a66597, SCKE, SYSCFG0); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 1000) { printk(KERN_ERR "r8a66597: reg access fail.\n"); return -ENXIO; } } while ((tmp & SCKE) != SCKE); r8a66597_write(r8a66597, 0x04, 0x02); } else { do { r8a66597_write(r8a66597, USBE, SYSCFG0); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 1000) { printk(KERN_ERR "r8a66597: reg access fail.\n"); return -ENXIO; } } while ((tmp & USBE) != USBE); r8a66597_bclr(r8a66597, USBE, SYSCFG0); r8a66597_mdfy(r8a66597, get_xtal_from_pdata(r8a66597->pdata), XTAL, SYSCFG0); i = 0; r8a66597_bset(r8a66597, XCKE, SYSCFG0); do { msleep(1); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 500) { printk(KERN_ERR "r8a66597: reg access fail.\n"); return -ENXIO; } } while ((tmp & SCKE) != SCKE); } return 0; }
static void set_devadd_reg(struct r8a66597 *r8a66597, u8 r8a66597_address, u16 usbspd, u8 upphub, u8 hubport, int port) { u16 val; unsigned long devadd_reg = get_devadd_addr(r8a66597_address); val = (upphub << 11) | (hubport << 8) | (usbspd << 6) | (port & 0x0001); r8a66597_write(r8a66597, val, devadd_reg); }
static void r8a66597_disable_port(struct r8a66597 *r8a66597, int port) { u16 val, tmp; r8a66597_write(r8a66597, 0, get_intenb_reg(port)); r8a66597_write(r8a66597, 0, get_intsts_reg(port)); r8a66597_port_power(r8a66597, port, 0); do { tmp = r8a66597_read(r8a66597, SOFCFG) & EDGESTS; udelay(640); } while (tmp == EDGESTS); val = port ? DRPD : DCFM | DRPD; r8a66597_bclr(r8a66597, val, get_syscfg_reg(port)); r8a66597_bclr(r8a66597, HSE, get_syscfg_reg(port)); }
static int receive_control_packet(struct r8a66597 *r8a66597, struct usb_device *dev, void *buffer, int transfer_len) { u16 tmp; int rcv_len; /* FIXME: limit transfer size : 64byte or less */ r8a66597_bclr(r8a66597, R8A66597_DIR, DCPCFG); r8a66597_mdfy(r8a66597, 0, ISEL | CURPIPE, CFIFOSEL); r8a66597_reg_wait(r8a66597, CFIFOSEL, CURPIPE, 0); r8a66597_bset(r8a66597, SQSET, DCPCTR); r8a66597_write(r8a66597, BCLR, CFIFOCTR); r8a66597_mdfy(r8a66597, PID_BUF, PID, DCPCTR); while (!(r8a66597_read(r8a66597, BRDYSTS) & 0x0001)) if (ctrlc()) return -1; r8a66597_write(r8a66597, ~0x0001, BRDYSTS); r8a66597_mdfy(r8a66597, MBW, MBW | CURPIPE, CFIFOSEL); r8a66597_reg_wait(r8a66597, CFIFOSEL, CURPIPE, 0); tmp = r8a66597_read(r8a66597, CFIFOCTR); if ((tmp & FRDY) == 0) { printf("%s FRDY is not set. (%x)\n", __func__, tmp); return -1; } rcv_len = tmp & DTLN; dev->act_len += rcv_len; r8a66597_mdfy(r8a66597, PID_NAK, PID, DCPCTR); if (buffer) { if (rcv_len == 0) r8a66597_write(r8a66597, BCLR, DCPCTR); else r8a66597_read_fifo(r8a66597, CFIFO, buffer, rcv_len); } return 0; }
/* this function must be called with interrupt disabled */ static void disable_pipe_irq(struct r8a66597 *r8a66597, u16 pipenum, unsigned long reg) { u16 tmp; tmp = r8a66597_read(r8a66597, INTENB0); r8a66597_bclr(r8a66597, BEMPE | NRDYE | BRDYE, INTENB0); r8a66597_bclr(r8a66597, 1 << pipenum, reg); r8a66597_write(r8a66597, tmp, INTENB0); }
static void r8a66597_enable_port(struct r8a66597 *r8a66597, int port) { u16 val; val = port ? DRPD : DCFM | DRPD; r8a66597_bset(r8a66597, val, get_syscfg_reg(port)); r8a66597_bset(r8a66597, HSE, get_syscfg_reg(port)); r8a66597_write(r8a66597, BURST | CPU_ADR_RD_WR, get_dmacfg_reg(port)); }
static void set_devadd(struct r8a66597 *r8a66597, u8 r8a66597_address, struct usb_device *dev, int port) { u16 val, usbspd, upphub, hubport; unsigned long devadd_reg = get_devadd_addr(r8a66597_address); get_hub_data(dev, &upphub, &hubport); usbspd = r8a66597->speed; val = (upphub << 11) | (hubport << 8) | (usbspd << 6) | (port & 0x0001); r8a66597_write(r8a66597, val, devadd_reg); }
static int r8a66597_clock_enable(struct r8a66597 *r8a66597) { u16 tmp; int i = 0; #if defined(CONFIG_SUPERH_ON_CHIP_R8A66597) do { r8a66597_write(r8a66597, SCKE, SYSCFG0); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 1000) { printf("register access fail.\n"); return -1; } } while ((tmp & SCKE) != SCKE); r8a66597_write(r8a66597, 0x04, 0x02); #else do { r8a66597_write(r8a66597, USBE, SYSCFG0); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 1000) { printf("register access fail.\n"); return -1; } } while ((tmp & USBE) != USBE); r8a66597_bclr(r8a66597, USBE, SYSCFG0); r8a66597_mdfy(r8a66597, CONFIG_R8A66597_XTAL, XTAL, SYSCFG0); i = 0; r8a66597_bset(r8a66597, XCKE, SYSCFG0); do { udelay(1000); tmp = r8a66597_read(r8a66597, SYSCFG0); if (i++ > 500) { printf("register access fail.\n"); return -1; } } while ((tmp & SCKE) != SCKE); #endif /* #if defined(CONFIG_SUPERH_ON_CHIP_R8A66597) */ return 0; }
static int send_setup_packet(struct r8a66597 *r8a66597, struct usb_device *dev, struct devrequest *setup) { int i; unsigned short *p = (unsigned short *)setup; unsigned long setup_addr = USBREQ; u16 intsts1; int timeout = 3000; u16 devsel = setup->request == USB_REQ_SET_ADDRESS ? 0 : dev->devnum; r8a66597_write(r8a66597, make_devsel(devsel) | (8 << dev->maxpacketsize), DCPMAXP); r8a66597_write(r8a66597, ~(SIGN | SACK), INTSTS1); for (i = 0; i < 4; i++) { r8a66597_write(r8a66597, le16_to_cpu(p[i]), setup_addr); setup_addr += 2; } r8a66597_write(r8a66597, ~0x0001, BRDYSTS); r8a66597_write(r8a66597, SUREQ, DCPCTR); while (1) { intsts1 = r8a66597_read(r8a66597, INTSTS1); if (intsts1 & SACK) break; if (intsts1 & SIGN) { printf("setup packet send error\n"); return -1; } if (timeout-- < 0) { printf("setup packet timeout\n"); return -1; } udelay(500); } return 0; }
/* this function must be called with interrupt disabled */ static void pipe_buffer_setting(struct r8a66597 *r8a66597, struct r8a66597_pipe_info *info) { u16 val = 0; if (info->pipenum == 0) return; r8a66597_bset(r8a66597, ACLRM, get_pipectr_addr(info->pipenum)); r8a66597_bclr(r8a66597, ACLRM, get_pipectr_addr(info->pipenum)); r8a66597_write(r8a66597, info->pipenum, PIPESEL); if (!info->dir_in) val |= R8A66597_DIR; if (info->type == R8A66597_BULK && info->dir_in) val |= R8A66597_DBLB | R8A66597_SHTNAK; val |= info->type | info->epnum; r8a66597_write(r8a66597, val, PIPECFG); r8a66597_write(r8a66597, (info->buf_bsize << 10) | (info->bufnum), PIPEBUF); r8a66597_write(r8a66597, make_devsel(info->address) | info->maxpacket, PIPEMAXP); r8a66597_write(r8a66597, info->interval, PIPEPERI); }
static void disable_controller(struct r8a66597 *r8a66597) { int port; /* disable interrupts */ r8a66597_write(r8a66597, 0, INTENB0); r8a66597_write(r8a66597, 0, INTENB1); r8a66597_write(r8a66597, 0, BRDYENB); r8a66597_write(r8a66597, 0, BEMPENB); r8a66597_write(r8a66597, 0, NRDYENB); /* clear status */ r8a66597_write(r8a66597, 0, BRDYSTS); r8a66597_write(r8a66597, 0, NRDYSTS); r8a66597_write(r8a66597, 0, BEMPSTS); for (port = 0; port < r8a66597->max_root_hub; port++) r8a66597_disable_port(r8a66597, port); r8a66597_clock_disable(r8a66597); }
static void pipe_buffer_setting(struct r8a66597 *r8a66597, struct usb_device *dev, unsigned long pipe) { u16 val = 0; u16 pipenum, bufnum, maxpacket; if (usb_pipein(pipe)) { pipenum = BULK_IN_PIPENUM; bufnum = BULK_IN_BUFNUM; maxpacket = dev->epmaxpacketin[usb_pipeendpoint(pipe)]; } else { pipenum = BULK_OUT_PIPENUM; bufnum = BULK_OUT_BUFNUM; maxpacket = dev->epmaxpacketout[usb_pipeendpoint(pipe)]; } if (r8a66597->pipe_config & (1 << pipenum)) return; r8a66597->pipe_config |= (1 << pipenum); r8a66597_bset(r8a66597, ACLRM, get_pipectr_addr(pipenum)); r8a66597_bclr(r8a66597, ACLRM, get_pipectr_addr(pipenum)); r8a66597_write(r8a66597, pipenum, PIPESEL); /* FIXME: This driver support bulk transfer only. */ if (!usb_pipein(pipe)) val |= R8A66597_DIR; else val |= R8A66597_SHTNAK; val |= R8A66597_BULK | R8A66597_DBLB | usb_pipeendpoint(pipe); r8a66597_write(r8a66597, val, PIPECFG); r8a66597_write(r8a66597, (8 << 10) | bufnum, PIPEBUF); r8a66597_write(r8a66597, make_devsel(usb_pipedevice(pipe)) | maxpacket, PIPEMAXP); r8a66597_write(r8a66597, 0, PIPEPERI); r8a66597_write(r8a66597, SQCLR, get_pipectr_addr(pipenum)); }
static void disable_controller(struct r8a66597 *r8a66597) { int i; if (!(r8a66597_read(r8a66597, SYSCFG0) & USBE)) return; r8a66597_write(r8a66597, 0, INTENB0); r8a66597_write(r8a66597, 0, INTSTS0); r8a66597_write(r8a66597, 0, D0FIFOSEL); r8a66597_write(r8a66597, 0, D1FIFOSEL); r8a66597_write(r8a66597, 0, DCPCFG); r8a66597_write(r8a66597, 0x40, DCPMAXP); r8a66597_write(r8a66597, 0, DCPCTR); for (i = 0; i <= 10; i++) r8a66597_write(r8a66597, 0, get_devadd_addr(i)); for (i = 1; i <= 5; i++) { r8a66597_write(r8a66597, 0, get_pipetre_addr(i)); r8a66597_write(r8a66597, 0, get_pipetrn_addr(i)); } for (i = 1; i < R8A66597_MAX_NUM_PIPE; i++) { r8a66597_write(r8a66597, 0, get_pipectr_addr(i)); r8a66597_write(r8a66597, i, PIPESEL); r8a66597_write(r8a66597, 0, PIPECFG); r8a66597_write(r8a66597, 0, PIPEBUF); r8a66597_write(r8a66597, 0, PIPEMAXP); r8a66597_write(r8a66597, 0, PIPEPERI); } for (i = 0; i < R8A66597_MAX_ROOT_HUB; i++) r8a66597_disable_port(r8a66597, i); r8a66597_clock_disable(r8a66597); }