/*!
* This function is called to put DVFS in a low power state.
*
* @param pdev the device structure
* @param state the power state the device is entering
*
* @return The function always returns 0.
*/
static int mxc_dvfs_core_suspend(struct platform_device *pdev,
pm_message_t state)
{
if (dvfs_core_is_active) {
dvfs_core_resume = 1;
stop_dvfs();
}
return 0;
}
static void __exit dvfs_cleanup(void)
{
stop_dvfs();
/* release the DVFS interrupt */
free_irq(MXC_INT_DVFS, NULL);
dvfs_sysdev_ctrl_exit();
clk_put(cpu_clk);
regulator_put(sw3_reg);
}
static ssize_t dvfs_enable_store(struct sys_device *dev, const char *buf,
size_t size)
{
if (strstr(buf, "1") != NULL) {
if (start_dvfs() != 0)
printk(KERN_ERR "Failed to start DVFS\n");
} else if (strstr(buf, "0") != NULL) {
stop_dvfs();
}
return size;
}
static void __exit dvfs_cleanup(void)
{
stop_dvfs();
/* release the DVFS interrupt */
free_irq(MXC_INT_GPC1, NULL);
sysfs_remove_file(&dvfs_dev->kobj, &dev_attr_enable.attr);
/* Unregister the device structure */
platform_driver_unregister(&mxc_dvfs_core_driver);
clk_put(cpu_clk);
clk_put(dvfs_clk);
dvfs_core_is_active = 0;
printk(KERN_INFO "DVFS driver module unloaded\n");
}
/*
* Reset the system. It is called by machine_restart().
*/
void arch_reset(char mode, const char *cmd)
{
unsigned int wcr_enable;
arch_reset_special_mode(mode, cmd);
#ifdef CONFIG_ARCH_MX6
/* wait for reset to assert... */
if (enable_ldo_mode == LDO_MODE_BYPASSED && !(machine_is_mx6sl_evk()
|| machine_is_mx6sl_arm2())) {
/*On Sabresd board use WDOG2 to reset external PMIC, so here do
* more WDOG2 reset.*/
wcr_enable = 0x04;//rudolph add for reboot. 0x14 --> 0x04 20150302
__raw_writew(wcr_enable, IO_ADDRESS(MX6Q_WDOG2_BASE_ADDR));
__raw_writew(wcr_enable, IO_ADDRESS(MX6Q_WDOG2_BASE_ADDR));
} else {
wcr_enable = (1 << 2);
__raw_writew(wcr_enable, wdog_base);
/* errata TKT039676, SRS bit may be missed when
SRC sample it, need to write the wdog controller
twice to avoid it */
__raw_writew(wcr_enable, wdog_base);
}
/* wait for reset to assert... */
mdelay(500);
printk(KERN_ERR "Watchdog reset failed to assert reset\n");
return;
#endif
#ifdef CONFIG_MACH_MX51_EFIKAMX
if (machine_is_mx51_efikamx()) {
mx51_efikamx_reset();
return;
}
#endif
#ifdef CONFIG_ARCH_MX51
/* Workaround to reset NFC_CONFIG3 register
* due to the chip warm reset does not reset it
*/
if (cpu_is_mx53())
__raw_writel(0x20600, MX53_IO_ADDRESS(MX53_NFC_BASE_ADDR)+0x28);
if (cpu_is_mx51())
__raw_writel(0x20600, MX51_IO_ADDRESS(MX51_NFC_BASE_ADDR)+0x28);
#endif
#ifdef CONFIG_ARCH_MX5
/* Stop DVFS-CORE before reboot. */
if (dvfs_core_is_active)
stop_dvfs();
#endif
if (cpu_is_mx1()) {
wcr_enable = (1 << 0);
} else {
struct clk *clk;
clk = clk_get_sys("imx2-wdt.0", NULL);
if (!IS_ERR(clk))
clk_enable(clk);
wcr_enable = (1 << 2);
}
/* Assert SRS signal */
__raw_writew(wcr_enable, wdog_base);
/* wait for reset to assert... */
mdelay(500);
printk(KERN_ERR "Watchdog reset failed to assert reset\n");
/* delay to allow the serial port to show the message */
mdelay(50);
/* we'll take a jump through zero as a poor second */
cpu_reset(0);
}
